

DC Fault Modeling of Arm-Shared DC Transformers for Multivoltage HVDC Grids

Yilin Wu , *Student Member, IEEE*, Zhiyuan He, *Senior Member, IEEE*, Guangfu Tang, *Senior Member, IEEE*, Chong Gao , *Member, IEEE*, Zhiguang Lin, and Xinying Wang

Abstract—Short-circuit current calculations and fault characterizations are essential for designing protection systems and reducing fault hazards. Fault modeling for dc transformers connected to dc systems of different voltage levels is understudied. First, this article establishes a simple dc fault model for arm-shared dc transformers (ASDCTs) based on RLC circuits and equivalent current sources. Second, an improved dc fault model is proposed by characterizing the dynamic properties of the arms and the collapse of the internal ac system, which demonstrates long-term accurate performance (up to 50 ms) and can characterize the conduction of fault stress through ASDCT. The accuracy and durability of the proposed simple dc fault model and improved dc fault model are validated by means of a comparative analysis with the hardware-in-the-loop test waveforms.

Index Terms—DC fault model, dc transformer (DCT), modular multilevel converter (MMC), multivoltage dc grid, short-circuit current.

I. INTRODUCTION

THE demand for low-carbon and cleaner energy consumption is driving the development, transmission, and use of renewable energy, requiring the grid to upgrade its infrastructure to be more controllable and flexible. High-voltage direct current (HVDC) transmission and HVDC grid, especially based on the modular multilevel converter (MMC) [1], with higher control of the grid and higher transmission efficiency, are considered to be a prospective solution for the grid connection of offshore wind farms and the long-distance bulky-power transmission of renewable energy [2]. DC transformer (DCT) is the hub equipment of dc grid. It is required to interconnect two dc systems

Received 21 April 2025; revised 8 July 2025 and 22 September 2025; accepted 14 October 2025. Date of publication 24 October 2025; date of current version 19 January 2026. This work was supported by the National Key Research and Development Program of China under Grant 2023YFB2407200. Recommended for publication by Associate Editor M. Liserre. (*Corresponding author: Chong Gao.*)

Yilin Wu and Zhiguang Lin are with the State Key Laboratory of Alternate Electrical Power System with Renewable Energy Sources, North China Electric Power University, Beijing 102206, China, and also with State Key Laboratory of Advanced Power Transmission Technology, China Electric Power Research Institute Company Ltd., Beijing 102211, China (e-mail: wuyilin_510@ncepu.edu.cn; linzhiguang@epri.sgcc.com.cn).

Zhiyuan He, Guangfu Tang, Chong Gao, and Xinying Wang are with the State Key Laboratory of Advanced Power Transmission Technology, China Electric Power Research Institute Company Ltd., Beijing 102211, China (e-mail: hezhizhuan@epri.sgcc.com.cn; gftang@hrl.ac.cn; gaochong@epri.sgcc.com.cn; wangxinying@bise.hrl.ac.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2025.3625657>.

Digital Object Identifier 10.1109/TPEL.2025.3625657




Fig. 1. Application scenarios of DCT. (a) New energy DC collection and transmission system. (b) HVDC with multiple landing points.

with different voltage levels. It will play an important role in the scene of new energy collection and transmission. For example, a new energy dc collection grid needs to be connected to an HVDC line to supply power to remote load centers, as shown in Fig. 1(a). Or at the receiving end of HVDC, multiple landing points with a lower voltage level need to be formed, as shown in Fig. 1(b).

Several high-voltage (HV) bulk-capacity DCT topologies for HVDC grids have been proposed, including isolated DCTs and nonisolated DCTs. The isolated DCT consists of two ac–dc converters (usually MMCs) connected by an ac isolation transformer [3], [4], and the overall voltage or capacity can be increased by connecting multiple DCT ports in series or parallel [5], but this is rarely used in HVDC due to the limited insulation of ac transformers. The nonisolated DCTs override the isolation transformer, and the voltage conversion depends on the converter unit. In [6] and [7], a single-stage MMC DCT topology is introduced, in which two submodule (SM) arms are connected in series to transform the dc voltage. Ac paths are constructed for the energy balancing of SMs, and large passive filters are required to limit the ac voltage inside the DCT. In [8], an ac transformer is used to transfer the power flow for energy balancing, avoiding the use of passive filters. Tang et al. [9] reported an arm-shared dc transformer (ASDCT) consisting of three sets of SM arms, two of which are connected separately to the HV and low voltage (LV) ports, while the other set is shared. Some of the arms can also be replaced with series-connected IGBTs, thyristors, or diodes [10], [11],

[12]. The voltage conversion of ASDCT is entirely achieved by power electronic arms. Moreover, the ac components between the arms cancel each other out, with only the dc component being output at the ports. Hence, the ASDCT eliminates the need for ac transformers or large-scale filtering equipment. Given that its main components have already been maturely applied in engineering practices involving MMCs and line-commutated converter-based high-voltage direct current (HVDC) systems, the ASDCT exhibits significant advantages, such as high efficiency [13], compactness, and low device usage [14].

For dc systems, dc short-circuit faults are important extreme transient events that can jeopardize equipment safety. Modeling of fault transients and calculation of short-circuit currents are required to evaluate converter fault stress, fault protection, and circuit breaker configurations. Fault modeling methods for MMC-based dc systems have been studied in several works of literature. However, transient modeling studies of DCT are rarely reported. In [15], [16], and [17], a generic pole-to-pole (PTP) short-circuit fault current calculation method for the dc grid is proposed based on a simplified RLC equivalent of MMC. Ac currents and outer controller characteristics are taken into account as a parallel ideal power supply in [18], [19], and [20], and the model is sufficiently accurate within 10 ms of a dc fault. Detailed modeling that considers the switching process of the SMs can accurately simulate transient processes over longer time scales [21]. In [22], a discrete-time fault model associated with a piecewise analysis is proposed to assess the long-term evolution of ac-side fault currents accurately. However, the discrete models considering SM switching require more computational resources than average models and face the problem of increased computation volume and longtime consumption in engineering cases with a large number of SMs.

Multivoltage dc systems containing DCTs have more complex fault characteristics. The effects of the faults can be coupled to other subsystems through the DCTs, which may lead to incorrect converter blocking or false operation of dc circuit breakers due to the sensitivity of the protection device. There is no simple model for the transient analysis of DCTs, and the fault characterization of multivoltage dc systems requires the use of electromagnetic transient simulation, which is accurate but inefficient. Based on the above-mentioned analysis, the following work is worthy of attention in DCT fault modeling.

- 1) Approaches based on averaging-based RLC equivalent circuits should be used in DCT fault modeling to ensure that the model is sufficiently streamlined, thereby enabling efficient fault analysis and low computational resource requirements.
- 2) Verify whether the existing fault modeling methods of MMC systems are applicable to DCTs.
- 3) The DCT fault models need to take into account the dynamic characterization of the nonfaulted ports, which is key to evaluating the conduction of fault stresses across dc subsystems of different voltages.
- 4) Extend the effective duration of the fault model to serve the evaluation of strategies, such as nonblocking fault protection and fault ride-through.

Based on the above-mentioned requirements, this article first deduces the traditional RLC equivalent modeling method of ASDCT and analyzes its limitations. Furthermore, an improved model is proposed to enhance the accuracy and effective duration of fault analysis. The main contributions and innovations are two-fold. 1) A dual-coupled controlled source circuit is used to replace the equivalent capacitance for characterizing the dynamic properties of the arms, and an ac equivalent layer is added between the control and equivalent circuits to simulate the internal ac voltage collapse. 2) An improved ASDCT fault model is proposed, which can accurately equate various types of faults and the conduction of fault stresses in a long-time scale (effective duration up to 50 ms).

The remainder of this article is organized as follows. Section II gives the topology, operating principle, and control schemes of the ASDCT. Section III presents the simple dc fault model for the ASDCT. In Section IV, the improved fault model is derived by characterizing the dynamic properties of the arms and the collapse of the internal ac system. The influence of line models, fault locations, and transition resistances on the proposed model is evaluated in Section V. In Section VI, the model calculations are validated against the experimental waveforms. Finally, Section VII concludes this article.

II. TOPOLOGY AND CONTROL OF ASDCT

A. Topology and Operating Principle

The ASDCT adopts the concept of full power electronics, and its conversion function relies entirely on modular multilevel arms. The basic circuit topology of the ASDCT is shown in Fig. 2(a). It is composed of two phase units ($j = a, b$), each of which consists of three arms (arm-H, arm-L, and arm-W) connected in a “T” shape. Two phase units are connected in parallel, except for the common point of arms, named “point S.” Each arm contains a string of SMs and an inductor in series connection. The SMs of arm-H and arm-W are half-bridge (HBSM) structures, respectively, while the design on the structure of the SMs in arm-L is full-bridge (FBSM). The symmetrical structure can be formed by connecting the ground points of a co-negative ASDCT and a co-positive ASDCT, as shown in Fig. 2(b), which may be a more commonly used structure since most of the existing HVDC projects mainly use symmetrical monopolar or symmetrical bipolar configuration.

Take the unipolar two-phase topology [see Fig. 2(a)] as an example to introduce the working principle of the ASDCT. The operating principles of symmetrical structures can be deduced by analogy. To begin, represent the SM number of each arm with N_X ($X = H, W, L$). By controlling the state of IGBTs, the HBSMs output 0 or the SM capacitor voltage (u_C). Therefore, the string of HBSMs can output approximately continuous voltage shapes ranging from 0 to $N_X u_C$. Correspondingly, FBSMs can output three voltage values, u_C , 0, and $-u_C$, which means that the output voltage waveform of the string of FBSMs can be either positive or negative, ranging from $-N_X u_C$ to $N_X u_C$. As shown in Fig. 3, with specific control strategies and reference waves, each of the SM strings can be equivalent to a dc




Fig. 2. Topology of the ASDCT. (a) Basic topology. (b) Bipolar topology.




Fig. 3. Equivalent circuit and current distribution of ASDCT.

voltage source (u_{pdcH} , u_{pdcW} , u_{pdcL}) and an ac voltage source (u_{pacHj} , u_{pacWj} , u_{pacLj}) connected in series.

Each equivalent voltage source generates a corresponding current component. The dc currents (i_{dcH} , i_{dcW} , i_{dcL}) established by arm dc voltage sources transfer power between LV and HV ports. The ac currents (i_{acHj} , i_{acWj} , i_{acLj}) are constructed to ensure effective counteracting of any energy absorption or release of arms caused by the dc currents and remaining capacitance voltages of the SMs constant. Therefore, the dc and ac

components of the arms satisfy the power constraint

$$0.5u_{pdcH}i_{dcH} = -\frac{1}{T} \int_T u_{pacHj}i_{acH}dt \quad (1)$$

$$0.5u_{pdcW}i_{dcW} = \frac{1}{T} \int_T u_{pacWj}i_{acW}dt \quad (2)$$

$$0.5u_{pdcL}i_{dcL} = -\frac{1}{T} \int_T u_{pacLj}i_{acL}dt. \quad (3)$$

In order to ensure the outputs of the ASDCT do not include the ac voltage and ac current, the ac voltages of arm-H and arm-L (u_{pacHj} , u_{pacLj}) must cancel the ac voltage of arm-W (u_{pacWj}), and the ac currents of each arm must be symmetrical. The ac voltage relationship for each arm is expressed as

$$\begin{aligned} u_{pacHj} + L_H \frac{di_{acHj}}{dt} &= u_{pacLj} + L_L \frac{di_{acLj}}{dt} \\ &= -u_{pacWj} - L_W \frac{di_{acWj}}{dt} \end{aligned} \quad (4)$$

where the ac currents meet

$$i_{acXa} = -i_{acXb}, X = H, W, \text{ or } L. \quad (5)$$

Hence, the port voltages are given by

$$u_{dcH} = u_{pdcH} + u_{pdcW} \quad (6)$$

$$u_{dcL} = u_{pdcL} + u_{pdcW}. \quad (7)$$

B. Circuit Design

For economic reasons, the design of the arm voltage components follows.

- 1) The dc voltage of arm-W (u_{pdcW}) is set to be equal to the LV port voltage (u_{dcL}). Therefore, the dc voltage of arm-L (u_{pdcL}) is set to 0, and the dc voltage of arm-H (u_{pdcH}) is set to ($u_{dcH} - u_{dcW}$).
- 2) Set the ac voltage amplitude (U_{ac}) equal to u_{pdcW} .

The summation of the SM voltages for each arm should provide the required maximum output value, which is the superposition of the dc voltages and ac voltages. The number of SMs to be configured for each arm can be calculated as

$$N_H = (u_{pdcH} + U_{ac})/V_{cN} = u_{dcH}/V_{cN} \quad (8)$$

$$N_L = U_{ac}/V_{cN} = u_{dcL}/V_{cN} \quad (9)$$

$$N_W = (u_{pdcW} + U_{ac})/V_{cN} = 2u_{dcL}/V_{cN} \quad (10)$$

where V_{cN} is the rated capacitor voltage of SMs.

If the LV port requires voltage regulation function, the number of additional SMs for arm-L needs to be increased

$$N_L = (U_{ac} + \Delta u_{dcL})/V_{cN} = (u_{dcL} + \Delta u_{dcL})/V_{cN} \quad (11)$$

where Δu_{dcL} is the voltage regulation range of the LV port.

The power factor of the internal ac system of ASDCT affects the transmission efficiency, the effective value of the arm current, and the quantity of SMs. Therefore, in the design of arm inductors, the minimum boundary of the power factor should be




Fig. 4. Control schemes for the ASDCT.

taken into consideration

$$\begin{cases} L_{\text{arm}X} = \frac{U_{\text{ac}}^2 \tan \varphi_X}{\omega u_{\text{dc}X} i_{\text{dc}X}}, X=H, W, L \\ \cos \varphi_X \geq 0.95 \end{cases} \quad (12)$$

where φ_X is the power factor angle of each arm.


C. Control Schemes

Appropriate control schemes for the ASDCT are developed in Fig. 4, including point S dc voltage control, point S ac voltage control, LV port control, and arm-L energy balance control. The arm-W produces the internal ac voltage through a proportional–resonant (PR) controller. According to (1) and (2), the arm-H and arm-L need to determine the ac currents to maintain the power balance. Hence, the dc voltage at point S is controlled by arm-H, which is configured with a proportional–integral (PI) controller at the outer loop of the vector current controller derived in the dq synchronous reference frame. The arm-L controls the voltage of the LV port by adjusting its dc output, and balances the energy stored in its SMs with the help of the ac component. The reference signals output by the control blocks are modulated to generate the status commands of SMs. The modulation technology used in this article is the nearest level modulation, which is suitable for converters with a large number of SMs.

In this control strategy, the energy balance control of arm-H and arm-W is discarded. A self-balancing mechanism is used as an alternative. Because the reference signals of arms corresponding to the dc component of arm-H and arm-W ($S_{\text{dc}H}$ and $S_{\text{dc}W}$) are constant, the SM capacitance voltages $v_{\text{c}H}$ and $v_{\text{c}W}$ are linearly related to the point S dc voltage $u_{\text{dc}S}$. Therefore, in the control design, the reference dc voltages for arm-H and arm-W are set to $(u_{\text{dc}HN} - u_{\text{dc}S}^*)$ and $u_{\text{dc}S}^*$ (where $u_{\text{dc}HN}$ is the HV side rated voltage and $u_{\text{dc}S}^*$ is the point S dc voltage reference). The energy balance of arm-H and arm-W is indirectly maintained by the point S dc voltage control

$$V_{\text{c}H} = \frac{u_{\text{dc}H} - u_{\text{dc}S}}{N_H S_{\text{dc}H}} = \frac{u_{\text{dc}H} - u_{\text{dc}S}}{u_{\text{dc}HN} - u_{\text{dc}S}^*} v_{\text{c}N} \approx v_{\text{c}N} \quad (13)$$

$$V_{\text{c}W} = \frac{u_{\text{dc}S}}{N_W S_{\text{dc}W}} = \frac{u_{\text{dc}S}}{u_{\text{dc}S}^*} v_{\text{c}N} \approx v_{\text{c}N}. \quad (14)$$

Fig. 5. Simple DC fault model of the ASDCT ($u_{\text{dc}L} > u_{\text{dc}S}$).

III. ASDCT SIMPLE MODELING UNDER DC FAULT

Based on the MMC average transient modeling idea, an ASDCT simple dc fault model (simple-FM) is built, as shown in Fig. 5. The switching behavior of SMs is not explicitly represented. Instead, the characteristics of arms are modeled with equivalent capacitors ($C_{\text{eq}H}$, $C_{\text{eq}L}$, $C_{\text{eq}W}$) and controlled current sources ($i_{\text{eq}H}$, $i_{\text{eq}L}$, $i_{\text{eq}W}$). In this model, multiple phase circuits are centrally equivalent, and $L_{\text{eq}X}$ ($X = H, L, W$) and $R_{\text{eq}X}$ are the parallel equivalent values of the arm reactors and the total resistances of arms, respectively. $C_{\text{eq}X}$ is a centralized characterization of SM capacitors. Due to the limitation of the antiparallel diodes of the IGBTs in the SMs, the capacitor voltage of the SM cannot be discharged below 0 V, so the equivalent capacitors also require parallel diodes (D_1 , D_2 , D_3). If the point S dc voltage is less than the LV port voltage, arm-L outputs a positive dc voltage, and the diode orientation is as shown in Fig. 5, but if the point S dc voltage is greater than the LV port voltage, the opposite diode is required. The controlled current source represents the power effect of the internal ac system on each arm. Based on the conclusion of [18], only the characteristics of the outer loop control are considered, and the current inner loop is regarded as ideally tracking the reference currents.

The simple-FM is derived as follows. First, the assumptions required for the model are given in the following.

- 1) The SM voltage equalization control in the arm is considered ideal, and the capacitor voltages of the SMs in the same arm are equal.
- 2) During the fault period evaluated by the model, the ac current control characteristics are ignored and the internal ac currents are determined by the current reference values output by the outer loops.
- 3) The changes of the average switching functions of the arms are ignored.

The phase A average switching functions of arms are expressed as

$$S_{\text{Ha}} = \frac{u_{\text{dc}HN} - u_{\text{dc}SN}}{N_H V_{\text{c}N}} + S_{\text{ac}Hm} \cos(\omega t - \varphi_{vH}) \quad (15)$$

$$S_{\text{La}} = \frac{u_{\text{dc}LN} - u_{\text{dc}SN}}{N_L V_{\text{c}N}} + S_{\text{ac}Lm} \cos(\omega t - \varphi_{vL}) \quad (16)$$

$$S_{\text{Wa}} = \frac{u_{\text{dc}SN}}{N_W V_{\text{c}N}} + S_{\text{ac}Wm} \cos(\omega t - \varphi_{vW}) \quad (17)$$

where u_{dcHN} and u_{dcLN} are the rated voltages of the HV port and LV port; u_{dcSN} is the rated point S dc voltage; S_{acHm} , S_{acLm} , and S_{acWm} are the ac component amplitudes of the average switching functions; ω is the angular frequency of ac components; φ_{vH} , φ_{vL} , and φ_{vW} are the initial phase angles.

According to assumption 2) and Fig. 4, the ac currents contain only the d -axis components, so the arm currents of phase A are

$$i_{Ha} = -0.5i_{dcH} + I_{acHm} \cos(\omega t) \quad (18)$$

$$i_{La} = 0.5i_{dcL} + I_{acLm} \cos(\omega t) \quad (19)$$

$$i_{Wa} = 0.5i_{dcL} - 0.5i_{dcH} + I_{acWm} \cos(\omega t) \quad (20)$$

where I_{acHm} , I_{acLm} , and I_{acWm} are the ac component amplitude of arm currents, which are determined by the outer loop control

$$\begin{cases} i_{acHm} = K_{pS}(u_{dcS} - u_{dcS}^*) + K_{iS} \int (u_{dcS} - u_{dcS}^*) dt \\ i_{acLm} = K_{pL}(v_{cN} - v_{cL}) + K_{iL} \int (v_{cN} - v_{cL}) dt \\ i_{acWm} = -(i_{acHm} + i_{acLm}) \end{cases} \quad (21)$$

where K_{pS} and K_{iS} are the proportional and integral gains of the outer loop PI controller in the point S dc voltage control; K_{pL} and K_{iL} are the proportional and integral gains of the outer loop PI controller in the arm-L energy balance control.

Dc components of the average SM capacitor voltage v_{cH} , v_{cL} , and v_{cW} satisfy the following equations:

$$C_H \frac{dv_{cH}}{dt} = i_{Ha} S_{Ha}$$

$$= -0.5 \frac{u_{dcHN} - u_{dcSN}}{N_H V_{cN}} i_{dcH} + 0.5 S_{acHm} I_{acHm} \cos(\varphi_{vH}) \quad (22)$$

$$C_L \frac{dv_{cL}}{dt} = i_{La} S_{La}$$

$$= -0.5 \frac{u_{dcLN} - u_{dcSN}}{N_L V_{cN}} i_{dcL} + 0.5 S_{acLm} I_{acLm} \cos(\varphi_{vL}) \quad (23)$$

$$C_W \frac{dv_{cW}}{dt} = i_{Wa} S_{Wa}$$

$$= -0.5 \frac{u_{dcSN}}{N_W V_{cN}} (i_{dcL} - i_{dcH}) + 0.5 S_{acWm} I_{acHm} \cos(\varphi_{vW}). \quad (24)$$

Considering the voltage of the arm reactance (L_L , L_H , and L_W) and the arm equivalent resistance (R_L , R_H , and R_W), the Kirchhoff's voltage equations of the HV side and the LV side are

$$\begin{aligned} u_{dcH} = & -0.5L_L \frac{di_{dcH}}{dt} - 0.5R_H i_{dcH} + N_H \frac{u_{dcHN} - u_{dcSN}}{N_H V_{cN}} v_{cH} \\ & + 0.5L_W \frac{d(i_{dcL} - i_{dcH})}{dt} + 0.5R_W (i_{dcL} - i_{dcH}) \\ & + N_W \frac{u_{dcSN}}{N_W V_{cN}} v_{cW} \end{aligned} \quad (25)$$

$$\begin{aligned} u_{dcL} = & 0.5L_L \frac{di_{dcL}}{dt} + 0.5R_L i_{dcL} + N_L \frac{u_{dcLN} - u_{dcSN}}{N_L V_{cN}} v_{cL} \\ & + 0.5L_W \frac{d(i_{dcL} - i_{dcH})}{dt} + 0.5R_W (i_{dcL} - i_{dcH}) \\ & + N_W \frac{u_{dcSN}}{N_W V_{cN}} v_{cW}. \end{aligned} \quad (26)$$

Then, substituting (22), (23), and (24) into (25) and (26), the model for the dc short-circuit fault can be obtained as follows, which corresponds to Fig. 5:

$$\begin{aligned} u_{dcH} = & -L_{eqH} \frac{di_{dcH}}{dt} - R_{eqH} i_{dcH} \\ & + L_{eqW} \frac{d(i_{dcL} - i_{dcH})}{dt} + R_{eqW} (i_{dcL} - i_{dcH}) \\ & + \frac{1}{C_{eqH}} \left[\int_0^t (-i_{dcH} + i_{eqH}) dt + v'_{cH0} \right] \\ & + \frac{1}{C_{eqW}} \left[\int_0^t (i_{dcL} - i_{dcH} + i_{eqW}) dt + v'_{cW0} \right] \end{aligned} \quad (27)$$

$$\begin{aligned} u_{dcL} = & L_{eqL} \frac{di_{dcL}}{dt} + R_{eqL} i_{dcL} \\ & + L_{eqW} \frac{d(i_{dcL} - i_{dcH})}{dt} + R_{eqW} (i_{dcL} - i_{dcH}) \\ & + \frac{1}{C_{eqL}} \left[\int_0^t (-i_{dcL} + i_{eqL}) dt + v'_{cL0} \right] \\ & + \frac{1}{C_{eqW}} \left[\int_0^t (i_{dcL} - i_{dcH} + i_{eqW}) dt + v'_{cW0} \right] \end{aligned} \quad (28)$$

where

$$L_{eqX} = 0.5L_X, \quad X=L, H, \text{ or } W \quad (29)$$

$$R_{eqX} = 0.5R_X, \quad X=L, H, \text{ or } W \quad (30)$$

$$C_{eqH} = \frac{2C_H}{N_H} \left(\frac{N_H V_{cN}}{u_{dcHN} - u_{dcSN}} \right)^2 \quad (31)$$

$$C_{eqL} = \frac{2C_L}{N_L} \left(\frac{N_H V_{cN}}{u_{dcLN} - u_{dcSN}} \right)^2 \quad (32)$$

$$C_{eqW} = \frac{2C_W N_W V_{cN}^2}{u_{dcSN}^2} \quad (33)$$

$$i_{eqH} = \frac{S_{acHm} N_H V_{cN} I_{acHm}}{u_{dcHN} - u_{dcSN}} \cos \varphi_{vH} \quad (34)$$

$$i_{eqL} = \frac{S_{acLm} N_L V_{cN} I_{acLm}}{u_{dcLN} - u_{dcSN}} \cos \varphi_{vL} \quad (35)$$

$$i_{eqW} = -\frac{S_{acWm} N_W V_{cN} I_{acLm}}{u_{dcSN}} \cos \varphi_{vW} \quad (36)$$

$$v'_{cH0} = u_{dcHN} - u_{dcSN} \quad (37)$$

$$v'_{cL0} = u_{dcLN} - u_{dcSN} \quad (38)$$

$$v'_{cW0} = u_{dcSN} \quad (39)$$

where I_{acHm} , I_{acLm} , and I_{acWm} are calculated by (21), and the ac average switching function amplitudes are

$$S_{acHm} = \frac{\sqrt{U_{ac}^2 + (\omega L_H I_{acHm})^2}}{N_H V_{cN}} \quad (40)$$

$$S_{acLm} = \frac{\sqrt{U_{ac}^2 + (\omega L_L I_{acLm})^2}}{N_L V_{cN}} \quad (41)$$




Fig. 6. Comparison of DC port currents and voltages between the simple-FM and PSCAD simulation. (a) PTP short-circuit of the HV port. (b) PTG short-circuit of the HV port.

$$S_{acWm} = \frac{\sqrt{U_{ac}^2 + (\omega L_W I_{acWm})^2}}{N_W V_{cN}}. \quad (42)$$

As shown in Fig. 6, the simple dc fault model described previously can accurately simulate the change of fault currents within 4 ms. However, it cannot be sustained for long periods, and the fault behaviors of the port voltages and nonfault-port currents are not equivalent.

IV. IMPROVED HIGH ACCURACY DC FAULT MODELING OF ASDCT

The fundamental reason why simple-FM cannot maintain accuracy after 4 ms is that the assumption conditions cannot be established during a longer fault time. Under the assumption of a constant average switching function, the dc component dynamic control of the arm-L is ignored. In addition, the rapid release of arm energy during the fault causes the internal ac voltage to collapse, and ac current control cannot be considered ideal. This section will optimize for the above-mentioned two points to improve the accuracy and effective duration of the model. The required assumption is to retain only the first clause as follows. The SM voltage equalization control in the arm is considered ideal, and the capacitor voltages of the SMs in the same arm are equal.

A. Dynamic Characterization of the Arm-L

The dc voltage of the arm-L is given by the LV port control, which changes dynamically during faults. The use of a centralized capacitance equivalence method (such as arm-H and arm-W) requires variable capacitance, which leads to a more difficult integration operation and the need for discretizations. A dual-coupled controlled source circuit is more suitable for




Fig. 7. ASDCT DC fault model with the dynamic characterization of the arm-L.

the dynamic simulation of the arm-L, as shown in Fig. 7. The interrelated controlled voltage source and controlled current source are used to establish the stress relationship between the main circuit and the SM equivalent circuit. u_{eqL} is used to equip the dc voltage of the arm-L

$$u_{eqL} = N_L S_{dcL} v_{cL} \quad (43)$$

where S_{dcL} is the dc average switching function of arm-L

$$S_{dcL} = K_{pdL}(u_{dcL} - u_{dcL}^*) + K_{idL} \int (u_{dcL} - u_{dcL}^*) dt \quad (44)$$

where K_{pdL} and K_{idL} are the proportional and integral gains of the PI controller in the LV port control.

The SM equivalent circuit can be characterized by the following equation:

$$C_L \frac{dv_{cL}}{dt} = 0.5 i_{dcL} S_{dcL} + 0.5 i_{eqLSM} \quad (45)$$

where the dc average switching function S_{dcL} is given by the LV port control in Fig. 4, and i_{eqLSM} is the equivalent value of the arm-L ac current, which will be derived later.

B. Internal AC System Collapse and Modeling

The ac currents in the simple-FM are determined by the power command or the output of the outer control. Such an equivalence has high accuracy in the MMC model. The ac side of the MMC is connected to a strong grid, enabling the current inner control to accurately track the references. The voltage of the internal ac system of the ASDCT is established by the arm-W, which cannot be equated to an ideal power supply. As shown in Fig. 8, during the fault transient, the ac voltage decays rapidly as the capacitor energy of arm-W is released, so the current inner loops of arm-H and arm-L cannot follow the references.

Only by characterizing the collapse of the internal ac system due to capacitor discharges can we accurately equate the evolution of ac currents in fault transients. The dynamic equations of arms in the dq SRF are

$$L_X \frac{d}{dt} \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} + R_X \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} = - \begin{bmatrix} u_{acXd} \\ u_{acXq} \end{bmatrix} - \begin{bmatrix} u_{acSd} \\ u_{acSq} \end{bmatrix}$$




Fig. 8. Collapse of AC voltage and the failure of inner loop control.

$$+ \begin{bmatrix} \omega L_X & \\ -\omega L_X & \end{bmatrix} \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} \quad (46)$$

where $X = H, L$ or W ; i_{acXd}, i_{acXq} are the dq components of the arm ac currents; u_{acXd}, u_{acXq} are the dq components of the arm ac voltages; u_{acSd}, u_{acSq} are the dq components of the point S ac voltage. The dq transformation for each ac variable can be simply expressed as

$$\begin{cases} f_d(t) = f_{acm}(t) \cos \varphi_f \\ f_q(t) = f_{acm}(t) \sin \varphi_f. \end{cases} \quad (47)$$

The arm ac voltages u_{acXd}, u_{acXq} are expressed as

$$\begin{bmatrix} u_{acXd} \\ u_{acXq} \end{bmatrix} = \frac{v_{cX}}{V_{cN}} \begin{bmatrix} u_{acXd}^* \\ u_{acXq}^* \end{bmatrix} \quad (48)$$

where v_{cX}/V_{cN} reflects the effect of transient development of capacitor voltage on the internal ac system; u_{acXd}^*, u_{acXq}^* are the command values of arm output ac voltages.

The ac current equations of arm-H and arm-L, considering the inner loop control characteristic, are

$$\begin{aligned} L_X \frac{d}{dt} \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} + R_X \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} &= \begin{bmatrix} \omega L_X & \\ -\omega L_X & \end{bmatrix} \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} \\ &- \begin{bmatrix} u_{acSd} \\ u_{acSq} \end{bmatrix} - \frac{v_{cX}}{V_{cN}} \left(\begin{bmatrix} \omega L_X & \\ -\omega L_X & \end{bmatrix} \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} \right. \\ &\left. - \begin{bmatrix} u_{acSd} \\ u_{acSq} \end{bmatrix} - g_{iX} \left(\begin{bmatrix} i_{acXd}^* \\ 0 \end{bmatrix} - \begin{bmatrix} i_{acXd} \\ i_{acXq} \end{bmatrix} \right) \right) \end{aligned} \quad (49)$$

where $X = H$ or L , g_{iX} is the transfer function of the current-inner-loop PI controllers; i_{acXd}^* is the reference of i_{acXd} .

The ac voltage at point S is solved by the control and the dynamic equation of the arm-W. As previously analyzed, the capacitor discharge of the arm-W leads to a rapid decay of the ac voltage, which is mainly reflected in the fact that the voltage output of the arm-W needs to be multiplied by v_{cW}/V_{cN}

$$u_{acS} = \frac{v_{cW}}{V_{cN}} g_{pr}(u_{acS}^* - u_{acS}) + L \frac{di_{acW}}{dt} + R_W i_{acW} \quad (50)$$

where g_{pr} is the transfer function of the PR controller, which is used to ensure the point S ac voltage tracks the given sinusoidal reference; u_{acS} is the point S ac voltage, and u_{acS}^* is its reference.




Fig. 9. Variation of dq -axis point S voltages, arm-H currents, and arm-H AC powers during an LV-side PTG fault. (Fault pole).

In addition, the average switching functions of arms should be further refined

$$\begin{cases} S_{acXm} \cos \varphi_{vX} = \frac{u_{acXd}^*}{N_X V_{cN}} \\ S_{acXm} \sin \varphi_{vX} = \frac{u_{acXq}^*}{N_X V_{cN}}. \end{cases} \quad (51)$$

The equivalent current expressions, taking into account the effect of reactive currents, are corrected to be

$$i_{eqH} = \frac{N_H V_{cN}}{u_{dcHN} - u_{dcSN}} (S_{acHd} i_{acHd} + S_{acHq} i_{acHq}) \quad (52)$$

$$i_{eqW} = -\frac{N_W V_{cN}}{u_{dcSN}} (S_{acWd} i_{acWd} + S_{acWq} i_{acWq}) \quad (53)$$

$$i_{eqLSM} = S_{acLd} i_{acLd} + S_{acLq} i_{acLq}. \quad (54)$$

C. Simplified Treatment of Q -Axis Currents

In (46), (49), and (51), the d -axis currents and the q -axis currents are both considered to ensure that changes in the internal ac link are accurately reflected. In the fault transient process, although there are q -axis current fluctuations, under the premise of the initial value of 0, the power exchanged by the q -axis current to the arms is extremely low, as shown in Fig. 9.

Hence, under the strategy that the control targets of both q -axis currents and q -axis voltages are 0, ignoring the q -axis current can further simplify the operation. Equations (46), (52), (53), and (54) can be simplified to

$$\begin{cases} L_X \frac{di_{acXd}}{dt} + R_X i_{acXd} = -u_{acXd} - u_{acSd} \\ \omega L_X i_{acXd} = -u_{acXq} - u_{acSq} \end{cases} \quad (55)$$

$$i_{eqH} = \frac{N_H V_{cN}}{u_{dcHN} - u_{dcSN}} S_{acHd} i_{acHd} \quad (56)$$

$$i_{eqW} = -\frac{N_W V_{cN}}{u_{dcSN}} S_{acWd} i_{acWd} \quad (57)$$

$$i_{eqLSM} = S_{acLd} i_{acLd}. \quad (58)$$





Fig. 10. High accuracy DC fault modeling of the ASDCT.

D. Improved Fault Model Structure

Based on the above-mentioned work, an improved dc fault model (improved-FM) with high accuracy of the ASDCT is proposed, as shown in Fig. 10.

Improved-FM is divided into three parts: control layer, ac equivalent layer, and dc dynamic layer. In the control layer, the average value control of ASDCT is modeled according to Fig. 4, and the reference voltages of arms are obtained. In the ac equivalent layer, the ac responses of arm-H, arm-L, and arm-W are equivalent according to (49) and (50), and the ac currents of arms are calculated. In this layer, the collapse of the internal ac system is considered. The ac currents are transformed into equivalent controlled current sources by (52), (53), and (54), and (44) gives the reference voltage of the arm-L equivalent voltage source. In the dc dynamic layer, the arm-H and arm-W are equivalent to RLC circuits and controlled current sources. The arm-L is equivalent to a dual-coupled controlled source circuit, in which a voltage source in conjunction with a capacitor circuit coupled to the aforementioned voltage source. The capacitors are connected in parallel with diodes (D_1 , D_2 , and D_3) to simulate the nonnegative constraint on the capacitor voltages by the antiparallel diodes of the IGBTs. The solution method of concentrated equivalent passive components in the circuit is the same as that of simple-FM.

If the q -axis currents are omitted, the model is simplified to Fig. 11. The q -axis current links in both the control layer and the ac equivalent layer are removed. The improved-FM without q -axis currents does not have an obvious deterioration in accuracy. Taking the PTG fault on the LV side as an example, the comparison is shown in Fig. 12.

Fig. 11. Improved-FM without q -axis currents of the ASDCT.

E. Model Generalizability

The improved-FM is applicable to various ASDCTs with different arm configurations. Whether FBSMs or HBSMs are adopted does not change the derivation process of the average value characteristics of the arms. It should be noted that this model adopts two types of methods to characterize the arms, namely the RLC circuit and the dual-coupled controlled source circuit. The selection of the equivalent methods is related to the control strategy of the arms. If the dc component of the




Fig. 12. Waveform comparison between the complete improved-FM model and the improved-FM model without the q -axis current. (Fault pole during an LV side PTG fault).




Fig. 13. System structure of the simulations.

reference signal of the arm is constant, the RLC circuit is applicable. However, if the dc component of the reference signal of the arm is varying, a dual-coupled controlled source circuit is required, such as the arm-L in this article. When adopting a control strategy different from that described in this article, it is necessary to pay attention to whether the dc component of the arm control signal is constant, in order to select an appropriate arm equivalent method.

V. MODEL PERFORMANCE ANALYSIS

The computational performance of the model may be affected by the line model and the external conditions of dc short-circuit faults, such as fault locations and transition resistances. In order to assess the adaptability of the proposed model, the PSCAD/EMTDC simulation analysis is carried out under different overhead line/cable models, different fault locations, and transition resistances etc.

The system structure for simulation is shown in Fig. 13. The HV side and LV side ports of ASDCT are connected to two MMCs, respectively through lines. The voltage level of the HV subsystem is ± 320 kV, and the line length is 150 km. The voltage level of the LV subsystem is ± 100 kV, and the line length is 50 km.

A. Difference Evaluation of Line Models

The choice of line models may affect the accuracy of short-circuit fault analysis. Line models commonly used in transient analysis mainly include the lumped II-type and RL equivalent models, as well as the distributed Bergeron and frequency dependent models. The frequency dependent model takes into account the frequency variation characteristics of the distributed




Fig. 14. Verification of various line models. (a) Cable. (b) Overhead line.

parameters and is considered to be the most accurate type of transmission line model. The Bergeron model is based on the traveling wave equation, ignoring the frequency-varying characteristics of the parameters, but it is still sufficient to represent the traveling wave effect of the transmission line. The II-type model adopts a lumped RLC two-port network equivalent transmission line, ignores the traveling wave effect of the transmission line, and improves the calculation speed. The RL model further ignores the capacitance to ground based on the II-type model.

Fig. 14 shows the simulation results with various line models. For the cable dc system, the improved-FM with the II-type model, Bergeron model and frequency dependent model can track the EMT model well. The RL model loses the characteristics of higher frequencies. Considering the calculation speed and accuracy of the model, the II-type model is most suitable for cable dc systems. For overhead line dc systems, the RL model accurately represents fault current dynamics and low-frequency responses, with error from high-frequency characteristic loss due to ignored capacitance to ground. Because the capacitance to ground of the overhead lines is small, such an error is acceptable, so the RL model can be used as the choice for the overhead line dc systems. If a more accurate evaluation of the waveform during a fault is required, the frequency dependent model that accurately reflects the traveling wave effect is necessary.

B. Model Performance at Different Fault Locations

Based on the cable system, the effectiveness of the proposed improved-FM is validated at different fault locations. As shown in Fig. 15, PTP and pole-to-ground (PTG) fault simulations are performed at 0, 50, 100, and 150 km from ASDCT on the HV side, and 0, 25, and 50 km on the LV side, respectively. The EMT simulation for reference uses the frequency dependent cable model, while improved-FM uses the II-type equivalent cable model.




Fig. 15. Simulation waveforms at different fault locations. (Transition resistance $R_f = 0.01 \Omega$). (a) HV-side PTP fault. (b) HV-side PTG fault. (c) LV-side PTP fault. (d) LV-side PTG fault.

It can be seen that at various fault locations, the difference between improved-FM and EMT does not change significantly. As the fault distance becomes longer, the peak value and slope of the fault side current decrease in turn, but the change of the nonfault side is not obvious. The improved-FM can reflect the evolution trend of fault currents at different fault locations, and the stress simulation of nonfault ports is also accurate enough for fault conduction between HV and LV sides. At remote fault distances, EMT simulations exhibit high frequency components that improved-FM does not accurately represent in amplitude and phase. This is mainly due to the differences in cable models, which have been described previously.

C. Model Performance at Different Transition Resistances

The simulated waveform at different transition resistances is shown in Fig. 16. Three transition resistance values of 0.01, 1, and 100 Ω are selected for PTP and PTG fault verification on the HV and LV side, respectively. The change of transition resistance has a great influence on the rise, peak, and attenuation process of fault currents. It can be seen from the simulation results that improved-FM can show the accurate trend of fault currents under different transition resistance conditions.

D. Model Performance Under Fault Ride-Through Process Based on Active Control

The improved-FM can be applied to the fault ride-through strategy based on active control. Fig. 17 shows the simulation

waveforms of the ASDCT with LV-side port active current limiting control during an LV-side PTP fault. 2 ms after the fault occurs, the active current limiting control is put into operation, quickly limiting the LV-side current to zero. The improved-FM accurately tracks the LV port current and the HV port current.

VI. EXPERIMENTAL VERIFICATION

In order to verify the accuracy of the proposed modeling approach, the model calculations are compared with the hardware-in-the-loop (HiL) test results. The structure of the test platform is shown in Fig. 18, which is a digital-physical hybrid experimental system. The experimental platform simulates a 1000 MW dc offshore wind farm collection and transmission system. The wind farm is integrated via ± 100 kV dc transmission line, stepped up to ± 320 kV through the ASDCT, transmitted to an onshore MMC, and then inverted for interconnection with the ac power grid. In the test system, the wind farm is aggregated and equivalent to a 1000 MW, ± 100 kV MMC. The converter circuit is equivalent by the FPGA, and the controller meets the engineering standard. There is no dc circuit breaker and converter blocking mechanism. The detailed system parameters follow the parameter design principles in Section II-B and are listed in Table I.

Fig. 19 shows the test results for the four types of faults (HV-side PTP, LV-side PTP, HV-side PTG, LV-side PTG). It is assumed that the faults occurred with a transition resistance $R_f = 0.01 \Omega$ at t_0 . As demonstrated in Section III, the




Fig. 16. Simulation waveforms with different transition resistances. (Fault distance: 50 km on the HV side and 25 km on the LV side). (a) HV-side PTP fault. (b) HV-side PTG fault. (c) LV-side PTP fault. (d) LV-side PTG fault.




Fig. 17. Simulation waveforms during LV-side PTP fault ride-through process with LV-side current limit control.

simple-FM was precise within a 4 ms time frame. However, beyond this threshold, the discrepancy between the simple-FM and the HiL test waveform trend was considerable and, in some instances, entirely divergent. For instance, the HV-side PTG [see Fig. 19(c)] represents notable deviations at both HV side and LV side.

In contrast, the improved-FM has higher accuracy and longer validity time. It can track the dynamic process of the ASDCT after t_0 for up to 50 ms. Improved-FM is more accurate than simple-FM even within the 4 ms effective time of simple-FM. As shown in Table II, improved-FM calculation errors of the peak fault current were less than 3.9% , and the nonfault side current calculation errors were less than 3.4% . Compared with the simple-FM, the improved-FM has demonstrated notable





Fig. 18. System structure of the experimental platform.




Fig. 19. Short-circuit currents when a fault occurs with a transition resistance $R_f = 0.01 \Omega$. (a) HV-side PTP fault. (b) LV-side PTP fault. (c) HV-side PTG fault. (d) LV-side PTG fault.

TABLE I
SYSTEM PARAMETERS

Symbol	Quantity	Values
P	System Power	1000 MW
u_{dcLN}	Rated Voltage of the LV System	± 100 kV
u_{dcHN}	Rated Voltage of the HV System	± 320 kV
u_{dcSN}	Rated Point S DC Voltage	100 kV
N_L, N_H, N_W	Number of SMs	90, 146, 90
C_L, C_H, C_W	Capacitance of SMs	6 mF, 8 mF, 6 mF
V_{cN}	Rated SM Capacitor Voltage	2.2 kV
L	Arm Inductance	5 mH
U_{ac}	AC Voltage Amplitude of Point S	95 kV
R_G	Ground Resistance	10 Ω

TABLE II
ERRORS IN ESTIMATING PEAK FAULT CURRENTS

Model	Side	HV-side PTP	LV-side PTP	HV-side PTG	LV-side PTG
Simple-FM	fault	0.12 %	17.9 %	4.7 %	4.5 %
	non-fault	100.1 %	13.1 %	69.1 %	1.9 %
Improved-FM	fault	0.08 %	0.5 %	3.9 %	2.7 %
	non-fault	1.2 %	2.2 %	3.4 %	1.2 %

advancements in terms of accuracy and durability. For dynamic characterization of the nonfault port, the improved-FM has excellent characterization.

From a practical point of view, simple-FM and improved-FM have mutually irreplaceable values. Simple-FM has an extremely simple modeling structure and provides an effective time of 4 ms, which is sufficient to evaluate the fault development of a dc system configured with blocking protection before blocking.

Improved-FM extends the effective evaluation time to 50 ms, allowing the evaluation and analysis of dynamic processes and stress conduction in fault ride-through without blocking.

VII. CONCLUSION

An ASDCT simple dc fault model and an improved model are proposed in this article. The following conclusions can be drawn from both the theoretical analysis and the experimental verification.

- 1) The simple dc fault model of the ASDCT has acceptable accuracy within 4 ms. This model cannot characterize the fault stress conduction through ASDCT, and cannot guarantee long-term accuracy.
- 2) Dc control dynamic processes of the arm-L and the collapse of the internal ac system are critical in influencing the long-term fault characteristics of the ASDCT and the HV- and LV-side fault conduction.
- 3) The improved dc fault model, which uses the dual-coupled controlled source circuit and ac equivalent layer to characterize the dynamic process of arm-L and the internal ac collapse, can track the dynamic process after the faults for up to 50 ms. The model exhibits high accuracy and long persistence under various conditions of fault locations and transition resistances.
- 4) The choice of the line model affects the high-frequency performance of improved-FM. Using lumped line models is sufficient to present the change of fault currents. If the high-frequency characteristics of fault stress are required, high-precision line models, such as frequency dependent model, need to be used.

REFERENCES

- [1] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Bologna Power Tech Conf.*, Bologna, Italy, vol. 3, 2003, p. 6, doi: [10.1109/PTC.2003.1304403](https://doi.org/10.1109/PTC.2003.1304403).
- [2] J. Renedo, A. García-Cerrada, and L. Rouco, "Active power control strategies for transient stability enhancement of AC/DC grids with VSC-HVDC multi-terminal systems," *IEEE Trans. Power Syst.*, vol. 31, no. 6, pp. 4595–4604, Nov. 2016.
- [3] S. Kenzelmann, A. Rufer, D. Dujic, F. Canales, and Y. R. d. Novaes, "Isolated DC/DC structure based on modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 89–98, Jan. 2015.
- [4] X. Zhao, B. Li, B. Zhang, and D. Xu, "A high-power step-up DC/DC converter dedicated to DC offshore wind farms," *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 65–69, Jan. 2022.
- [5] S. P. Engel, M. Stieneker, N. Soltau, S. Rabiee, H. Stagge, and R. W. D. Doncker, "Comparison of the modular multilevel DC converter and the dual-active bridge converter for power conversion in HVDC and MVDC grids," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 124–137, Jan. 2015.
- [6] J. A. Ferreira, "The multilevel modular DC converter," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4460–4465, Oct. 2013.
- [7] S. H. Kung and G. J. Kish, "A modular multilevel HVDC buck-boost converter derived from its switched-mode counterpart," *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 82–92, Feb. 2018.
- [8] A. Schon and M. Bakran, "A new HVDC-DC converter for the efficient connection of HVDC networks," in *Proc. PCIM Europe Conf.*, Nuremberg, Germany, 2013, pp. 525–532.
- [9] G. Tang et al., "DC-DC conversion system and control method therefor," Patent EP3393030A1, Aug. 2016.
- [10] J. Yang, Z. He, H. Pang, and G. Tang, "The hybrid-cascaded DC-DC converters suitable for HVDC applications," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5358–5363, Oct. 2015.
- [11] S. Zhang, B. Li, X. Zhao, Y. Zhang, W. Wang, and D. Xu, "A transformerless hybrid modular step-up DC/DC converter for bipolar and symmetrical monopolar HVDC interconnection," in *Proc. 4th IEEE Workshop Electron. Grid*, 2019, pp. 1–6.
- [12] B. Li, X. Zhao, S. Zhang, Q. Fu, S. Wang, and D. Xu, "A hybrid modular DC/DC converter for HVDC applications," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3377–3389, Apr. 2020.
- [13] B. Li, X. Zhao, D. Cheng, S. Zhang, and D. Xu, "Novel hybrid DC/DC converter topology for HVDC interconnections," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5131–5146, Jun. 2019.
- [14] F. Zhang, W. Li, and G. Joós, "A transformerless hybrid modular multilevel DC-DC converter with DC fault ride-through capability," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2217–2226, Mar. 2019.
- [15] C. Li, C. Zhao, J. Xu, Y. Ji, F. Zhang, and T. An, "A pole-to-pole short-circuit fault current calculation method for DC grids," *IEEE Trans. Power Syst.*, vol. 32, no. 6, pp. 4943–4953, Nov. 2017.
- [16] Y. Liu, M. Mao, Y. Zheng, and L. Chang, "DC short-circuit fault detection for MMC-HVDC-grid based on improved DBN and DC fault current statistical features," *CPSS Trans. Power Electron. Appl.*, vol. 8, no. 2, pp. 148–160, Jun. 2023.
- [17] H. Ye, S. Gao, G. Li, and Y. Liu, "Efficient estimation and characteristic analysis of short-circuit currents for MMC-MTDC grids," *IEEE Trans. Ind. Electron.*, vol. 68, no. 1, pp. 258–269, Jan. 2021.
- [18] M. Langwasser, G. D. Carne, M. Liserre, and M. Biskoping, "Fault current estimation in multi-terminal HVDC grids considering MMC control," *IEEE Trans. Power Syst.*, vol. 34, no. 3, pp. 2179–2189, May 2019.
- [19] S. Gao, H. Ye, and Y. Liu, "Accurate and efficient estimation of short-circuit current for MTDC grids considering MMC control," *IEEE Trans. Power Del.*, vol. 35, no. 3, pp. 1541–1552, Jun. 2020, doi: [10.1109/TPWRD.2019.2946603](https://doi.org/10.1109/TPWRD.2019.2946603).
- [20] N. Yadav and N. R. Tummuru, "Short-circuit fault detection and isolation using filter capacitor current signature in low-voltage DC microgrid applications," *IEEE Trans. Ind. Electron.*, vol. 69, no. 8, pp. 8491–8500, Aug. 2022.
- [21] J. Peralta, H. Saad, S. Denneriere, J. Mahseredjian, and S. Nguéfeu, "Detailed and averaged models for a 401-level MMC-HVDC system," *IEEE Trans. Power Del.*, vol. 27, no. 3, pp. 1501–1508, Jul. 2012.
- [22] Y. Liu, M. Huang, X. Zha, and H. H.-C. Iu, "Short-circuit current estimation of modular multilevel converter using discrete-time modeling," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 40–45, Jan. 2019.