

# Analysis and Design of Freewheeling Current Commutating Methods to Low Voltage-Rated Diode

Ji-Yeon Kim , Dae-Hun Kwon , Jae-Hoon Sim , Seok-Woo Jeong , and Jae-Kuk Kim , *Member, IEEE*

**Abstract**—A center-tapped rectifier is widely employed in applications requiring low output voltage and high output current. However, the rectifier diodes experience high voltage stresses, resulting in high conduction losses. To solve this problem, a low voltage-rated freewheeling diode was adopted in previous studies. It improves the overall efficiency by commutating the freewheeling current in the secondary side to the low voltage-rated diode instead of the high voltage-rated diodes. However, the detailed commutation process was not thoroughly explained in the previous studies. Actually, only a small portion of the total freewheeling current flows through a low voltage-rated diode, and most of it still flows through the high voltage-rated diodes, leading to slight improvement in efficiency. Therefore, this article offers the operation principle during the freewheeling interval in detail. Furthermore, it presents two simple methods for increasing the freewheeling current commutated to the low voltage-rated diode. These methods also reduce the circulating current in the primary side, resulting in low overall conduction losses. The article also explains the features and design considerations of each method and topological extensions for other types of rectifiers. Finally, a 250-W prototype is implemented, achieving a 94.8% peak efficiency.

**Index Terms**—Center-tapped rectifier (CTR), freewheeling diode, low conduction loss, low voltage stress, phase-shift full-bridge (PSFB) converter.

## I. INTRODUCTION

**D**C/DC converters with low output voltage and high output current are required in numerous applications, such as electric vehicles and server power supplies [1], [2]. In the secondary side of these converters, a center-tapped rectifier (CTR) is commonly employed because it has low conduction losses due to the small number of conducting components, as illustrated in Fig. 1(a) [3], [4]. The diodes are generally used in rectifier to minimize the control complexity and cost of the system. However, the diodes in the CTR suffer from high voltage stresses—twice the reflected input voltage, i.e.,  $2V_S/n$ —, where  $V_S$  and  $n$  represent the input voltage and turns ratio of

Received 19 April 2025; revised 23 July 2025; accepted 16 August 2025. Date of publication 2 September 2025; date of current version 19 January 2026. This work was supported by the INHA University Research Grant. Recommended for publication by Associate Editor Y. Yan. (*Corresponding author: Jae-Kuk Kim.*)

Ji-Yeon Kim is with Electrical and Signaling Division, Korea Railroad Research Institute, Uiwang 16105, South Korea (e-mail: jykim@krii.re.kr).

Dae-Hun Kwon, Jae-Hoon Sim, Seok-Woo Jeong, and Jae-Kuk Kim are with the Department of Electrical and Electronic Engineering, INHA University, Incheon 22212, South Korea (e-mail: 22191158@inha.edu; sjh141214@inha.edu; 22231507@inha.edu; jkkm99@inha.ac.kr).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2025.3605281>.

Digital Object Identifier 10.1109/TPEL.2025.3605281




Fig. 1. Center-tapped rectifier (CTR) with  $D_F$  [12], [13], [14]. (a) Circuit diagram. (b) Key waveforms.

transformer, respectively. Consequently, high voltage-rated diodes with a high forward voltage drop  $V_F$  are inevitably used, and the total freewheeling current in the secondary side flows through high voltage-rated diodes.

To reduce conduction losses, various rectifiers with low voltage-rated components have also been studied [5], [6], [7], [8], [9], [10], [11], [12], [13], [14]. In [5], a rectifier with a low voltage charging technique was proposed. Since the two capacitors were alternatively charged, voltage stresses on the rectifier components were reduced. However, this technique required additional active switches, increasing the number of conducting components. In [6], a hybrid dual full-bridge converter was proposed. Due to the hybrid connection of secondary diodes, the output current ripple and voltage stresses on rectifier diodes were mitigated, but eight switches and two transformers were required. In [7], [8], and [9], rectifiers employing coupled inductors and low voltage-rated components were described. However, in [7], two additional diodes and capacitors were demanded. In [8], although the voltage stresses on specific diodes were reduced, other diodes experienced higher voltage stresses compared to the conventional phase-shift full-bridge

(PSFB) converter. Furthermore, the rectifiers in [7], [8], and [9] required a complex magnetic design process due to the coupled inductors. In [10], a two-transformer PSFB converter with a low voltage-rated diode was discussed, but two-transformer were inevitably used, resulting in low power density. In [11], a voltage Doubler rectifier was discussed, in which the voltages across the secondary diodes were clamped to the output voltage. For this configuration, the output inductor was eliminated, which affected the secondary root-mean-square (RMS) and peak currents. Consequently, the rectifiers in [5], [6], [7], [8], [9], [10], and [11] had some limitations: a larger number of active switches and magnetic components, a complex design process, and high secondary RMS and peak currents. In [12], [13], and [14], an additional diode  $D_F$  was employed to make a freewheeling path for the output inductor current without modification of the conventional CTR configuration. Since the diode  $D_F$  had a low voltage stress—half the voltage stresses on the diodes in the CTR, i.e.,  $V_S/n$ —with a low  $V_F$ , the conduction losses in the rectifier diodes were reduced. Fig. 1 illustrates the circuit diagram and key waveforms of CTR with  $D_F$ . The freewheeling current in the secondary side is commutated to  $D_F$  instead of the high voltage-rated diodes, as depicted in Fig. 1(b). Thus, the overall efficiency is improved simply and effectively without any additional active switches, magnetic components, and an increase in the secondary RMS or peak current.

The effect of  $D_F$  was briefly described in [12], [13], and [14]; however, these studies mainly focused on snubber circuits proposed in each paper rather than on the effects of  $D_F$ . Thus, the detailed commutation process, the magnitude of the freewheeling current commutated to  $D_F$ , i.e.,  $i_{DF}$ , and the impact of  $i_{DF}$  on the entire system were not comprehensively addressed in [12], [13], and [14]. Actually, when  $D_F$  is adopted alone, only a small portion of the total freewheeling current flows through  $D_F$ , and most of it still flows through the high voltage-rated diodes. Thus, the addition of  $D_F$  alone cannot have a significant impact on overall efficiency. This article provides the following contributions, which have not been offered in [12], [13], and [14].

- 1) The detailed operation principle during the freewheeling interval is provided in Section II.
- 2) Two simple methods for reducing circulating current and increasing  $i_{DF}$  are analyzed in Section III: using primary capacitor  $C_P$  and secondary capacitor  $C_S$ .
- 3) The advantages and disadvantages of each method are compared and design guidelines for  $C_P$  and  $C_S$  are provided in Section IV.
- 4) Topological extensions adopting  $D_F$  for other types of rectifiers are proposed in Section V: full-bridge and current Doubler rectifiers.

Experiments are conducted with a 250-W prototype to verify the effect of  $D_F$  and  $i_{DF}$  according to  $C_P$  or  $C_S$  in Section VI.

## II. OPERATION PRINCIPLE

In this article, the PSFB converter is applied with the CTR. Figs. 2 and 3 illustrate the topological states and key waveforms of the PSFB converter using CTR with  $D_F$ , respectively. The following assumptions are made as follows:




Fig. 2. Topological states of PSFB converter with  $D_F$ . (a) Mode 1 [ $t_0-t_1$ ]. (b) Mode 2 [ $t_1-t_2$ ]. (c) Mode 3 [ $t_2-t_3$ ]. (d) Mode 4 [ $t_3-t_4$ ].

- 1) All parasitic components not depicted in Fig. 2 and the secondary voltage oscillations resulting from parasitic components are ignored.
- 2) The transformer has a turns ratio  $n$  defined by  $n = N_P/N_S$ , where  $N_S = N_{S1} = N_{S2}$ .
- 3) Since the secondary diodes  $D_1$  and  $D_2$  are identical, they have the same forward voltage drop  $V_F$ , and junction capacitance  $C_{j,CTR}$ ;  $V_{F,CTR} = V_{F,D1} = V_{F,D2}$  and  $C_{j,CTR} = C_{j,D1} = C_{j,D2}$ .
- 4) The forward voltage drop of  $D_F$ , i.e.,  $V_{F,DF}$ , is smaller than those of  $D_1$  and  $D_2$  since the lower voltage-rated diode generally has a lower forward voltage drop [15];  $V_{F,DF} < V_{F,CTR}$ .
- 5) The output voltage ripple is omitted because the output capacitor  $C_O$  is sufficiently large.

**Mode 1 [ $t_0 - t_1$ ]:** Mode 1 begins when  $i_{DF}$  reaches zero. During this mode, the converter operates as a conventional PSFB converter. The switches  $Q_1$  and  $Q_4$  are conducted, and magnetizing current  $i_{Lm}$  increases because  $V_S$  is applied to magnetizing inductor  $L_m$ . The power is transferred to the output through  $D_1$ , as illustrated in Fig. 2(a). Since  $V_S/n$  is




Fig. 3. Key waveforms of PSFB converter with  $D_F$ .




Fig. 4. Equivalent circuit when  $C_{OSS}$  is fully discharged during mode 2.

applied to the rectified voltage on the secondary side, i.e.,  $v_{rec}$ , the voltages across  $D_2$  and  $D_F$  are  $2V_S/n$  and  $V_S/n$ , respectively. Therefore, the lower voltage-rated diode with a low  $V_F$  can be adopted for  $D_F$  compared to  $D_2$ , resulting in low conduction losses.

**Mode 2 [ $t_1 - t_2$ ]:** After  $Q_1$  is turned OFF at  $t_1$ , the primary current  $i_{pri}$  discharges both output capacitors of the leading-leg switches, i.e.,  $C_{OSS}$ , and the junction capacitors of  $D_2$  and  $D_F$ , i.e.,  $C_{j,CTR}$  and  $C_{j,DF}$ , simultaneously, as illustrated in Fig. 2(b). Assuming that  $C_{OSS}$  is discharged much faster than  $C_{j,CTR}$  and  $C_{j,DF}$ , the equivalent circuit after  $C_{OSS}$  has been fully discharged is illustrated in Fig. 4. Since the voltage across  $C_{j,DF}$  is reflected to leakage inductor  $L_{lkg}$ ,  $i_{pri}$  is reduced until  $t_2$ , as shown in Fig. 3. Thus, after  $C_{OSS}$  is discharged,  $i_{pri}$  and  $v_{DF}$  are as follows:

$$i_{pri}(t) = \frac{i_{Lo}(t_1)}{n} + i_{Lm,peak}$$

$$-V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF}}{n^2 L_{lkg}}} \sin(\omega(t - t_1)) \quad (1)$$

$$v_{DF}(t) = \frac{V_S}{n} \cos(\omega(t - t_1)) \quad (2)$$

where  $i_{Lo}$  is the output inductor current and  $\omega = 1/[L_{lkg}(4C_{j,CTR} + C_{j,DF})]^{1/2}$ .  $i_{Lm,peak}$  represents the peak magnetizing current where  $i_{Lm,peak} = V_S D_{eff} T_S / (2L_m)$ . Based on (2),  $v_{DF}$  decreases from  $V_S/n$  to zero because  $C_{j,CTR}$  and  $C_{j,DF}$  are discharged. Therefore,  $t_2$  when  $C_{j,CTR}$  and  $C_{j,DF}$  are fully discharged is as follows:

$$t_2 = \left(t_1 + \frac{\pi}{2}\right) \frac{1}{\omega}. \quad (3)$$

From (1) and (3),  $i_{pri}$  at  $t_2$  is as follows:

$$i_{pri}(t_2) = \frac{i_{Lo}(t_1)}{n} + i_{Lm,peak} - V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF}}{n^2 L_{lkg}}}. \quad (4)$$

Hence, a reduction in primary current from  $i_{pri}(t_1)$  to  $i_{pri}(t_2)$ , i.e.,  $\Delta i_{pri,drop}$ , is derived as follows:

$$\Delta i_{pri,drop} = V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF}}{n^2 L_{lkg}}}. \quad (5)$$

Since the difference between  $i_{pri}$  and  $i_{Lm}$  is reflected to  $i_{D1}$ ,  $i_{DF}$  is as follows:

$$i_{DF}(t) = i_{Lo}(t) - i_{D1}(t) = i_{Lo}(t) - n |i_{pri}(t) - i_{Lm,peak}|. \quad (6)$$

From (4)–(6),  $i_{DF}$  at  $t_2$  is as follows:

$$i_{DF}(t_2) = i_{Lo}(t_2) - n \left| \frac{i_{Lo}(t_1)}{n} - \Delta i_{pri,drop} \right|. \quad (7)$$

Equations (5) and (7) indicate that  $i_{DF}$  is proportional to the sum of the secondary junction capacitances. Therefore, by increasing the sum of secondary junction capacitances,  $i_{DF}$  can increase, subsequently reducing the conduction losses in rectifier diodes. The detailed design process of the secondary capacitances to increase  $i_{DF}$  is presented in Section III-B.

**Mode 3 [ $t_2 - t_3$ ]:** Mode 3 starts when the voltage across  $L_m$ , i.e.,  $v_{Lm}$ , becomes zero.  $Q_2$  is turned ON by zero-voltage switching (ZVS) operation. Then,  $i_{pri}$  circulates through the primary side, as illustrated in Fig. 2(c).  $i_{pri}$  flows with a slope of  $v_{lkg}/L_{lkg}$  as follows:

$$i_{pri}(t) = i_{pri}(t_2) + \frac{v_{lkg}}{L_{lkg}} (t - t_2) \quad (8)$$

where  $v_{lkg}$  is the voltage across  $L_{lkg}$ . Assuming that  $v_{lkg}$  is zero in this mode,  $i_{pri}$  maintains its value of  $i_{pri}(t_2)$  until  $t_3$ . Equation (6) demonstrates that the reduced  $i_{pri}$  increases  $i_{DF}$ . Thus,  $i_{pri}$  during mode 3 can be decreased by designing the slope of  $i_{pri}$ , which is determined by  $v_{lkg}$ . The detailed design process of the slope of  $i_{pri}$  is provided in Section III-A.

**Mode 4 [ $t_3 - t_4$ ]:** After  $Q_4$  is turned OFF at  $t_3$ , output capacitors of  $Q_3$  and  $Q_4$  are discharged and charged, respectively.  $i_{pri}$  decreases steeply because  $-V_S$  is impressed on  $L_{lkg}$ . Thus,  $i_{D2}$  increases and  $i_{DF}$  decreases. Subsequently, the operations are

identical those in the previous modes, except for the direction of power flow.

### III. TWO METHODS FOR INCREASING FREEWHEELING CURRENT COMMUTATED TO $D_F$

When only  $D_F$  is adopted, a small portion of the total freewheeling current flows through  $D_F$ , and most of it still flows through the high voltage-rated diode  $D_1$  or  $D_2$ . Thus, the addition of  $D_F$  cannot have a significant impact on overall efficiency. In this section, two simple methods are analyzed to increase the freewheeling current commutated to  $D_F$ , i.e.,  $i_{DF}$ , inducing the current flowing through  $D_1$  or  $D_2$  to be lower. These methods also reduce the circulating current, which is not connected to the input and output and only circulates in the primary side, and turn-OFF current of lagging-leg switches. Therefore, the overall efficiency is more improved by reducing the conduction and switching losses. The two methods are as follows:

- 1) Adding primary capacitor  $C_P$  [16], [17].
- 2) Adding secondary capacitor  $C_S$  [18].

The concept of method using  $C_P$  or  $C_S$  was briefly discussed in [16], [17], and [18]. However, they mainly focused on using  $C_P$  or  $C_S$  to increase transformer turns ratio, suppress voltage oscillations, and achieve zero-voltage and zero-current switching operation, and  $D_F$  was not adopted in [16], [17], and [18]. Thus, these studies did not offer the magnitudes of  $i_{DF}$  according to  $C_P$  or  $C_S$  and the design process of  $C_P$  or  $C_S$  considering  $i_{DF}$ . In the followings, the characteristics of each method are explained, including the advantages and disadvantages. Then,  $i_{pri}$  and  $i_{DF}$  are calculated to verify the effectiveness of each method, and design guidelines for  $C_P$  and  $C_S$  are provided. Finally, the comparisons between the effects of  $C_P$  and  $C_S$  and with existing studies are discussed.

#### A. Primary Capacitor $C_P$

1) *Effect of Primary Capacitor  $C_P$* : To reduce the circulating and turn-OFF currents and increase  $i_{DF}$ ,  $C_P$  can be used in series with the primary side of the transformer, as illustrated in Fig. 5(a). As described in mode 3 of Section II,  $i_{pri}$  is decreased with the rate of  $v_{lk}/L_{lk}$  during the freewheeling interval. When  $C_P$  is not adopted,  $i_{pri}$  maintains its value of  $i_{pri}(t_b)$  until  $t_c$  because  $v_{lk}$  is zero, as depicted in Fig. 5(b). Thus, the converter still has high circulating and turn-OFF currents and low  $i_{DF}$ .

Meanwhile, by using  $C_P$ ,  $i_{pri}$  is reduced at the rate of  $v_{Cp}/L_{lk}$  because the voltage across the primary capacitor, i.e.,  $v_{Cp}$ , is applied to  $L_{lk}$  during the freewheeling interval [16], [17]. Thus, the circulating current and turn-OFF current of lagging-leg switches are reduced. This also increases  $i_{DF}$  and reduces  $i_{D1}$  or  $i_{D2}$ , resulting in low conduction losses. However, this approach degrades the ZVS capability, and causes power loss from  $C_P$  because  $C_P$  is continuously charged and discharged by  $i_{pri}$  during a switching cycle.

2) *Freewheeling Current Commutated to  $D_F$* : To simplify the analysis, it is assumed that the operating modes during a half cycle are divided into two: powering interval, i.e.,  $t_a-t_b$ , and freewheeling interval, i.e.,  $t_b-t_c$ . To calculate  $i_{DF}$ ,  $v_{Cp}$  should be obtained, which affects the slope of  $i_{pri}$  during the




Fig. 5. PSFB converter with  $D_F$  and  $C_P$ . (a) Circuit diagram. (b) Key waveforms.

freewheeling interval. As illustrated in Fig. 5(b),  $C_P$  is charged and discharged while  $i_{pri}$  flows in the positive and negative directions, respectively. Since  $i_{pri}$  flows symmetrically in both directions during a switching cycle, the capacitor voltage ripple  $\Delta v_{Cp}$  is as follows:

$$\Delta v_{Cp} = \left\{ \frac{I_O}{n} D_{eff} + \left( \frac{I_O}{n} + i_{Lm,peak} \right) \left( \frac{1}{2} - D_{eff} \right) \right\} \times \frac{1}{C_P} \times T_S \quad (9)$$

where  $D_{eff}$  is the effective duty ratio and  $T_S$  is a switching period. The maximum value of  $v_{Cp}$ , i.e.,  $V_{Cp,max}$ , is half of  $\Delta v_{Cp}$ , and it has the same magnitude with opposite polarity after half a switching cycle as follows:

$$V_{Cp,max} = -V_{Cp,min} = \frac{\Delta v_{Cp}}{2} \quad (10)$$

where  $V_{Cp,min}$  is the minimum value of  $v_{Cp}$ .

Since  $v_{Cp}(t_a)$  is equal to  $V_{Cp,min}$ ,  $v_{Cp}(t_b)$  can be calculated using (9) and (10). During  $t_a-t_b$ ,  $C_P$  is charged by the reflected output current  $I_O/n$ , as shown in Fig. 6(a). Hence,  $v_{Cp}(t_b)$  is as follows:

$$v_{Cp}(t_b) = V_{Cp,min} + \frac{I_O/n}{C_P} D_{eff} T_S. \quad (11)$$




Fig. 6. Equivalent circuit of PSFB converter with  $D_F$  and  $C_P$ . (a)  $t_a - t_b$ . (b)  $t_b - t_c$ .

After  $t_b$ ,  $i_{pri}$  circulates in the primary side, and  $D_1$  and  $D_F$  are conducted, as illustrated in Fig. 6(b). Thus,  $i_{pri}$  during  $t_b - t_c$  can be expressed as follows, based on (11):

$$i_{pri}(t) = \left( \frac{I_O}{n} + i_{Lm,peak} \right) \cos \omega(t - t_b) - v_{Cp}(t_b) \sqrt{\frac{C_P}{L_{lkg}}} \sin \omega(t - t_b) \quad (12)$$

where  $\omega = 1/(L_{lkg} C_P)^{1/2}$ . Therefore, from (6) and (12),  $i_{DF}$  and the average freewheeling current commutated to  $D_F$ , i.e.,  $\langle i_{DF} \rangle$ , are as follows when  $C_P$  is employed:

$$i_{DF}(t) = I_O - n |i_{pri}(t) - i_{Lm,peak}| \quad (13)$$

$$\langle i_{DF} \rangle \simeq \frac{I_O - n |i_{pri}(t_c) - i_{Lm,peak}|}{2} (1 - 2D_{eff}). \quad (14)$$

Consequently, as  $C_P$  decreases,  $v_{Cp}$  increases, which leads to steep decrease in the primary current  $i_{pri}$ . Thus, the circulating and turn-OFF currents are reduced and  $\langle i_{DF} \rangle$  is increased, resulting in low conduction losses.

3) *Primary Capacitor  $C_P$  Design*: To operate the converter properly and satisfy the ZVS condition of lagging-leg switches,  $C_P$  should be selected appropriately. If  $V_{Cp,max}$  exceeds  $V_S$ , the converter is not within normal operation because a reverse-polarity voltage is applied across  $L_m$  during the powering interval. Therefore, the minimum value of  $C_P$ , i.e.,  $C_{P,min}$ , which guarantees normal operation is as follows:

$$\left\{ \frac{I_O}{n} D_{eff} + \left( \frac{I_O}{n} + i_{Lm,peak} \right) \left( \frac{1}{2} - D_{eff} \right) \right\} \frac{T_S}{2V_S} \leq C_{P,min}. \quad (15)$$

Applying the parameters in Table II to (15),  $C_P$  should be larger than 90 nF in this article, as illustrated in Fig. 7. To ensure ZVS operation, the energy stored in  $L_{lkg}$  should be greater than that stored in the output capacitors of lagging-leg switches  $C_{OSS}$ . Thus, the following equation should be satisfied:

$$\frac{1}{2} L_{lkg} i_{pri}(t_c)^2 \geq C_{OSS} V_S^2 \quad (16)$$

where

$$i_{pri}(t_c) = \left( \frac{I_O}{n} + i_{Lm,peak} \right) \cos \omega \left( \frac{1}{2} - D_{eff} \right) T_S - v_{Cp}(t_b) \sqrt{\frac{C_P}{L_{lkg}}} \sin \omega \left( \frac{1}{2} - D_{eff} \right) T_S.$$




Fig. 7. Limited  $C_P$  and ZVS range of lagging-leg switches according to  $C_P$  at  $V_S = 400$  V.




Fig. 8. PSFB converter with  $D_F$  and  $C_S$ . (a) Circuit diagram. (b) Key waveforms.

Fig. 7 shows the ZVS range for the lagging-leg switches according to  $C_P$ , indicated by the green-shaded area. When  $C_P$  is employed,  $i_{pri}$  is reduced according to the rate of  $v_{Cp}/L_{lkg}$ , where  $v_{Cp}$  is inversely proportional to  $C_P$ . Consequently, the ZVS range becomes narrower as  $C_P$  decreases. In this article, the PSFB converter with  $C_P$  is designed to achieve ZVS operation under a 30% load condition as an example. Therefore, as illustrated in Fig. 7, the minimum  $C_P$  that satisfies the ZVS condition—i.e., 110 nF—is selected to maximize the overall efficiency.

## B. Secondary Capacitor $C_S$

1) *Effect of Secondary Capacitor  $C_S$* : As illustrated in Fig. 8(a), by employing  $C_S$  in parallel with  $D_F$  in the secondary




Fig. 9. Equivalent circuit of PSFB converter with  $D_F$  and  $C_S$  during  $t_b-t_b'$  when  $C_{OSS}$  is fully discharged.

side, the circulating current and  $i_{DF}$  can be further decreased and increased, respectively, compared to those when  $C_P$  is applied. As mentioned in mode 2 of Section II, after the leading-leg switches are turned OFF,  $i_{pri}$  is reduced about  $\Delta i_{pri,drop}$  which is proportional to the sum of the secondary junction capacitances. Consequently, a larger secondary junction capacitance makes the circulating current in the primary side to be lower and  $i_{DF}$  to be higher. Therefore, in the PSFB converter without  $C_S$ , the circulating current is only slightly reduced due to the small secondary junction capacitance, leading to slight improvement in efficiency, as shown in Fig. 8(b).

Meanwhile, by using  $C_S$ , the total secondary capacitance increases, which makes  $\Delta i_{pri,drop}$  larger. Hence, the circulating and turn-OFF currents are reduced. This also induces  $i_{DF}$  to be higher and  $i_{D1}$  or  $i_{D2}$  to be lower, resulting in low conduction losses. However, this approach causes a narrow ZVS capability.

2) *Freewheeling Current Commutated to  $D_F$* : After the leading-leg switch is turned OFF,  $i_{pri}$  discharges  $C_{OSS}$  and secondary capacitors, i.e.,  $C_{j,CTR}$ ,  $C_{j,DF}$ , and  $C_S$ . Assuming that  $C_{OSS}$  is discharged much faster than the secondary capacitors, the body diode of leading-leg switch is conducted, as described in Fig. 9 [19]. Since the voltage across secondary capacitors is reflected to  $L_{lkg}$ ,  $i_{pri}$  is reduced until  $t_b'$ . Thus, after  $C_{OSS}$  is discharged,  $i_{pri}$  is as follows:

$$i_{pri}(t) \simeq \frac{I_O}{n} + i_{Lm,peak} - V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{n^2 L_{lkg}}} \sin(\omega(t - t_b)) \quad (17)$$

where  $\omega = 1/[L_{lkg}(4C_{j,CTR} + C_{j,DF} + C_S)]^{1/2}$ . From (17),  $i_{pri}$  at  $t_b'$  is as follows:

$$i_{pri}(t_b') \simeq \frac{I_O}{n} + i_{Lm,peak} - V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{n^2 L_{lkg}}} \quad (18)$$

From (18),  $\Delta i_{pri,drop}$  is derived as follows:

$$\Delta i_{pri,drop} = V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{n^2 L_{lkg}}} \quad (19)$$

The current  $i_{pri}$  is reduced about  $\Delta i_{pri,drop}$  until  $t_b'$ , and it does not change during  $t_b'-t_c$  assuming that  $v_{lkg}$  is zero. Hence, from (6) and (18),  $i_{DF}$  is obtained as follows because the difference between  $i_{pri}$  and  $i_{Lm}$  is reflected to  $i_{D1}$  or  $i_{D2}$ . It can be approximated assuming that output inductor  $L_O$  is large




Fig. 10. Limited  $C_S$  and ZVS range of lagging-leg switches according to  $C_S$  at  $V_S = 400$  V.

enough:

$$i_{DF}(t) = i_{Lo}(t) - n |i_{pri}(t) - i_{Lm,peak}| \simeq V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{L_{lkg}}} \quad (20)$$

Based on (20), when  $C_S$  is adopted,  $\langle i_{DF} \rangle$  is given as follows:

$$\langle i_{DF} \rangle \simeq V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{L_{lkg}}} (1 - 2D_{eff}) \quad (21)$$

Consequently, as  $C_S$  increases,  $\Delta i_{pri,drop}$  increases. Thus, the circulating and turn-OFF currents are reduced and  $\langle i_{DF} \rangle$  is increased, resulting in low conduction losses.

3) *Secondary Capacitor  $C_S$  Design*: To maximize  $i_{DF}$  and guarantee the ZVS operation of lagging-leg switches, an appropriate  $C_S$  should be selected. All the freewheeling current flows through  $D_F$  when the difference between  $i_{pri}$  and  $i_{Lm}$  is zero because the difference of them flows through  $D_1$  or  $D_2$ . Thus,  $i_{DF}$  can be maximized when  $i_{pri}(t_b')$  is equal to  $i_{Lm,peak}$  as follows:

$$i_{pri}(t_b') = i_{Lm,peak} = i_{pri}(t_b) - \Delta i_{pri,drop} \quad (22)$$

From (19) and (22),  $C_S$  for maximum  $i_{DF}$ , i.e.,  $C_{S,max}$ , is as follows:

$$C_{S,max} = \frac{L_{lkg} I_O^2}{V_S^2} - 4C_{j,CTR} - C_{j,DF} \quad (23)$$

To ensure the ZVS operation, the energy stored in  $L_{lkg}$  should be greater than that stored in  $C_{OSS}$ . Hence, the following equation should be satisfied for ZVS operation of lagging-leg switches:

$$\frac{1}{2} L_{lkg} i_{pri}(t_c)^2 \geq C_{OSS} V_S^2 \quad (24)$$

where  $i_{pri}(t_c) = i_{pri}(t_b') = i_{pri}(t_b) - V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{n^2 L_{lkg}}}$ .

Fig. 10 shows the ZVS range for the lagging-leg switches according to  $C_S$ , indicated by the blue-shaded area. When  $C_S$  is adopted,  $i_{pri}$  is reduced about  $\Delta i_{pri,drop}$  which is proportional to  $C_S$ . Thus, the ZVS range becomes narrower as  $C_S$  increases. In this article, the PSFB converter with  $C_S$  is designed to achieve ZVS operation under a 30% load condition as an example.




Fig. 11. Comparison of  $i_{pri}$  during freewheeling interval.

Therefore, as illustrated in Fig. 10, the maximum  $C_S$  that satisfies the ZVS condition—i.e., 100 nF—is selected to maximize the overall efficiency.

#### IV. COMPARISONS

##### A. Comparisons Between Two Methods: $C_P$ and $C_S$

In this section, the PSFB converters with  $C_P$  and  $C_S$  are compared. These comparisons are conducted based on the same specifications and parameter values defined in Table II.

1) *Circulating and Turn-off Currents in Primary Side:* Fig. 11 illustrates the comparisons of primary currents during the freewheeling interval. The currents in each method are explained as follows.

- 1) Without  $C_P$  or  $C_S$ :  $i_{pri}$  is slightly reduced about  $\Delta i_{pri,drop}$  during  $t_b-t_b'$ . After then, it does not change during  $t_b'-t_c$ .
- 2) With  $C_P$ :  $i_{pri}$  is slightly reduced during  $t_b-t_b'$ . It linearly decreases with a slope of  $v_{lkg}/L_{lkg}$  during  $t_b'-t_c$ .
- 3) With  $C_S$ : During  $t_b-t_b'$ ,  $i_{pri}$  is significantly reduced due to the large  $\Delta i_{pri,drop}$ , which is proportional to the sum of secondary capacitances. After  $t_b'$ ,  $i_{pri}$  maintains its value of  $i_{pri}(t_b')$  until  $t_c$ .

Consequently, by adopting  $C_P$  or  $C_S$ , the circulating and turn-off currents are reduced, resulting in lower primary conduction and switching losses compared to that without  $C_P$  or  $C_S$ . Moreover, the circulating current can be further reduced when  $C_S$  is employed compared to adopting  $C_P$ , assuming that  $i_{pri}$  with  $C_P$  and  $i_{pri}$  with  $C_S$  reach the same value at  $t_c$ , as described in Fig. 11.

2) *Freewheeling Current Commutated to  $D_F$ :* Based on (6) in Section II, the reduced  $i_{pri}$  makes  $i_{DF}$  to be higher. Hence, by adopting  $C_P$  or  $C_S$ ,  $i_{DF}$  is increased, causing the reduced conduction loss compared to without  $C_P$  or  $C_S$ . As shown in Fig. 11, assuming that  $i_{pri}$  with  $C_P$  and  $i_{pri}$  with  $C_S$  reach the same value at  $t_c$ ,  $i_{DF}$  can be further increased when  $C_S$  is used compared to using  $C_P$ .





Fig. 12. Average freewheeling current commutated to  $D_F$ , i.e.,  $\langle i_{DF} \rangle$ . (a) According to  $C_P$  or  $C_S$  at  $V_S = 400$  V. (b) According to  $D_{eff}$ .

Meanwhile, as described in Fig. 12(a),  $\langle i_{DF} \rangle$  increases as  $C_P$  decreases and  $C_S$  increases. In addition, the minimum value of  $C_P$  and maximum value of  $C_S$  are determined by (15) and (23), respectively. Fig. 12(b) illustrates  $\langle i_{DF} \rangle$  according to  $D_{eff}$ . As  $D_{eff}$  increases, the freewheeling interval becomes shorter, which decreases  $\langle i_{DF} \rangle$ . Consequently, the efficiency improvement of the PSFB converter adopting  $C_P$  or  $C_S$  is maximized compared to that without  $C_P$  or  $C_S$  at the minimum  $D_{eff}$ .

##### B. Comparisons With Existing Studies

Table I compares the additional component count, voltage stresses on rectifier diodes, control complexity, and power density among existing studies and the converter employing  $C_P$  or  $C_S$ . In [5], a rectifier with a low voltage charging technique was proposed. It reduced voltage stresses on rectifier components because the two capacitors were alternatively charged. However, this technique required additional active switches, increasing the control complexity and overall system volume. In [6], a hybrid dual full-bridge converter was introduced, which mitigated the output current ripple and voltage stresses on rectifier diodes due to the hybrid connection of secondary diodes. The circulating current and duty-cycle losses were also reduced because the primary current decayed to zero during the freewheeling interval. However, four switches and one transformer were added, leading to high control complexity and low power density. In [7], [8], and [9], rectifiers using coupled inductor and low voltage-rated components were described. The circulating current was eliminated in [7] and [8]. However, in

TABLE I  
COMPARISONS WITH PREVIOUS STUDIES

	Topology	Additional components	Rectifier diodes* voltage stresses	Control complexity	Power density
Conv.	PSFB	–	$\frac{2V_S}{n}$	Simple	Extremely High
Kim et al. [5]	PSFB	Two switches, two diodes, two capacitors	$\frac{V_S}{n}$	Complicated	Low
Zhou et al. [6]	Dual-Full Bridge	Four switches, one transformer, four diodes	$\frac{V_S}{2n}$	Complicated	Low
Kim et al. [7]	Three-Level DC/DC	Two transformer, two diodes, two capacitors	$\frac{(n_c-1)V_S}{2nn_c(n_c+1)} - \frac{V_O}{n_c}$ **	Simple	Medium
Han and Moon [8]	PSFB	Two diodes	$V_O$	Simple	High
Ahn et al. [9]	PSFB	Four diodes	$V_O$	Simple	Medium
Jeong et al. [10]	PSFB	One transformer, One diode	$\frac{V_S}{n} - V_O$	Simple	Medium
Lee et al. [11]	PSFB	Two capacitors	$V_O$	Simple	Extremely High
<b>Prop.</b>	<b>PSFB</b>	<b>One diode, One capacitor</b>	<b><math>\frac{V_S}{n}</math></b>	<b>Simple</b>	<b>High</b>

\* The lowest voltage stress among rectifier diodes is presented.

\*\*  $n_c$  is turns ratio of coupled inductor.

Bold to emphasize the characteristics of the proposed converter.

[7], two additional diodes and capacitors were demanded. In [8], although the voltage stresses on specific diodes were reduced, other diodes experienced higher voltage stresses compared to the conventional PSFB converter. In [9], only half of the circulating current was reduced. Furthermore, the rectifiers in [7], [8], [9] required a complex magnetic design process due to the coupled inductors. In [10], a two-transformer PSFB converter with eliminated circulating current and low voltage-rated diode was discussed, but two transformer were inevitably used, resulting in low power density. In [11], a voltage doubler rectifier was discussed, which clamped the voltage across secondary diodes to the output voltage and eliminated the circulating current. For this configuration, the output inductor was eliminated, which increased the secondary RMS and peak currents.

Compared to abovementioned studies, the converters adopting two methods require only a low voltage-rated diode  $D_F$  and a capacitor  $C_P$  or  $C_S$  without the addition of active switches or magnetic components. By adopting  $C_P$  or  $C_S$ , the circulating current can be eliminated or linearly reduced, respectively, which increases the freewheeling current commutated to the low voltage-rated diode. Therefore, two methods effectively improve the overall efficiency while maintaining the simple control and high power density.

## V. TOPOLOGICAL EXTENSIONS ADOPTING $D_F$

In this section, topological extensions adopting  $D_F$  for a full-bridge rectifier (FBR) and a current doubler rectifier (CDR) are proposed, as illustrated in Fig. 13. The diode  $D_F$  in the FBR and CDR function as in the CTR by changing the freewheeling path, which reduces the conduction losses during the freewheeling interval. The brief explanations of the operation principles and characteristics of each rectifier are presented as follows.




Fig. 13. Topological extensions adopting  $D_F$  and simplified freewheeling current path for small conduction losses. (a) Full-bridge rectifier. (b) Current doubler rectifier.

- 1) *Full-Bridge Rectifier*: In the conventional FBR, all the diodes  $D_1$ – $D_4$  are conducted during the freewheeling interval. However, by adopting  $D_F$ , only three diodes are conducted because the freewheeling current in the secondary side is commutated to  $D_F$  instead of the two diodes, as shown in Fig. 13(a). Consequently, the number of conducting components to make freewheeling path is reduced, resulting in low conduction losses.
- 2) *Current Doubler Rectifier*: In the conventional CDR, high voltage-rated diodes  $D_1$  and  $D_2$  are inevitably used due to the high voltage stresses on rectifier diodes, i.e.,  $V_S/n$ . Thus, total freewheeling current in the secondary side flows through high voltage-rated diodes. To reduce the conduction losses,  $D_F$  with a center-tapped transformer

TABLE II  
EXPERIMENTAL SPECIFICATIONS AND COMPONENTS

Parameter		Without $D_F$	With $D_F$ [see Fig.1(a)]
Input		300–400 V	
Output		12 V / 250 W	
Switching Frequency, $f_S$		70 kHz	
Primary Side	Switch $Q_1$ – $Q_4$	IPP60R160P7 ( $V_{DS} = 650$ V / $R_{ds(on)} = 0.16$ $\Omega$ / $C_{OSS} = 43$ pF)	
	Turns Ratio	23 : 1 : 1	
Transformer	Inductance	$L_m = 800$ $\mu$ H / $L_{lk} = 30$ $\mu$ H	
	Core	PQ3230S (PL-9)	
	Rectifier Diode $D_1, D_2$	FERD40H100S ( $V_{RRM} = 100$ V / $V_F = 0.47$ V / $C_j = 330$ pF)	
Secondary Side	Freewheeling Diode $D_F$	–	FERD20M60 ( $V_{RRM} = 60$ V / $V_F = 0.26$ V / $C_j = 390$ pF)
	Output Inductor	$L_O = 5$ $\mu$ H (Core : CH270125)	





Fig. 14. Prototype of PSFB converter with  $D_F$ .

is adopted, as illustrated in Fig. 13(b). Since  $D_F$  has low voltage stress, i.e.,  $V_S/2n$ , the low voltage-rated diode can be used for  $D_F$ . Hence, the overall efficiency is improved by commutating the freewheeling current to  $D_F$  instead of the high voltage-rated diodes.


## VI. EXPERIMENTAL RESULTS

To verify the effects  $C_P$  and  $C_S$  with  $D_F$ , a 250 W prototype was implemented with the following specifications:  $V_S = 300$ – $400$  V;  $V_O = 12$  V; and  $f_S = 70$  kHz. As shown in Table II and Fig. 14, a low voltage-rated freewheeling diode with low  $V_F$  was employed to reduce the conduction losses in the rectifier diodes.

Fig. 15(a) and (b) displays the key waveforms of the PSFB converter using CTR without  $D_F$  and with  $D_F$ , respectively. As shown in Fig. 15(a), the diodes  $D_1$  and  $D_2$  experience high voltage stresses, i.e.,  $2V_S/n$ . In contrast,  $D_F$  has a low voltage stress, i.e.,  $V_S/n$ , as displayed in Fig. 15(b). Thus, the PSFB converter using CTR with  $D_F$  has lower conduction losses compared to using CTR without  $D_F$  because the freewheeling current in the secondary side is commutated to  $D_F$  instead of  $D_1$  or  $D_2$ . However, actually, when only  $D_F$  is adopted, a small portion of the freewheeling current flows through  $D_F$ , and most of it still flows through  $D_1$  or  $D_2$ , as displayed in Fig. 15(b).



(a)



(b)

Fig. 15. Key waveforms of PSFB converter under full-load condition at  $V_S = 400$  V. (a) CTR without  $D_F$ . (b) CTR with  $D_F$ .

Therefore, the addition of  $D_F$  alone has a limited impact on overall efficiency.

To improve efficiency by increasing the freewheeling current commutated to  $D_F$ , i.e.,  $i_{DF}$ ,  $C_P$  or  $C_S$  can be employed. Figs. 16 and 17 display the key waveforms of the PSFB converter with  $D_F$  according to  $C_P$  and  $C_S$ , respectively. As displayed in Fig. 16, by reducing  $C_P$  from 200 to 110 nF, the capacitor voltage ripple  $\Delta v_{C_P}$  is increased from 60 to 85 V. During the freewheeling interval, since  $i_{pri}$  decreases at the rate of  $v_{C_P}/L_{lk}$ , it decreases more rapidly when 110 nF is used than when 200 nF is employed. Therefore, a smaller  $C_P$ , i.e., 110 nF, leads to higher  $i_{DF}$  and lower freewheeling current flowing through  $D_1$  or  $D_2$ , i.e.,  $i_{D1}$  or  $i_{D2}$ , resulting in low conduction losses. Similarly, Fig. 17 shows that increasing  $C_S$  from 20 to 100 nF increases  $\Delta i_{pri,drop}$  because  $\Delta i_{pri,drop}$  is proportional to the sum of the secondary capacitances. Thus, a larger  $C_S$ , i.e., 100 nF, allows higher  $i_{DF}$  and lower  $i_{D1}$  or  $i_{D2}$ , reducing conduction losses. However, during the powering interval,  $L_{lk}$  resonates with the junction capacitors of diodes, i.e.,  $C_{j,CTR}$  and  $C_{j,DF}$ , and the secondary capacitor  $C_S$ , as illustrated in Fig. 18. Based on Fig. 18, the voltage across  $D_F$ , i.e.,  $v_{DF}$ , and current flowing through  $C_S$ ,




Fig. 16. Key waveforms of PSFB converter with  $D_F$  and  $C_P$  under full-load condition at  $V_S = 400$  V. (a)  $C_P = 200$  nF. (b)  $C_P = 110$  nF.

i.e.,  $i_{C_S}$ , are as follows assuming that  $C_S$  is sufficiently larger than  $C_{j,CTR}$  and  $C_{j,DF}$ :

$$v_{DF}(t) = \frac{V_S}{n} - \frac{V_S}{n} \cos \omega t \quad (25)$$

$$i_{C_S}(t) \simeq V_S \sqrt{\frac{4C_{j,CTR} + C_{j,DF} + C_S}{L_{lk}}} \sin \omega t \quad (26)$$

where  $\omega = 1/[L_{lk}(4C_{j,CTR} + C_{j,DF} + C_S)]^{1/2}$ . From (25), considering the voltage oscillation without snubber,  $v_{DF}$  can increase up to  $2V_S/n$ , and  $C_S$  does not affect the amplitude of the voltage oscillation. However, as  $C_S$  increases, the current required to charge  $C_S$  up to  $2V_S/n$  increases. Therefore, the amplitude of the current oscillation increases as  $C_S$  increases, which is demonstrated in Fig. 17 and (26).

Fig. 19 shows the ZVS waveforms under 30% load condition at  $V_S = 400$  V where  $v_{Q3}$  and  $v_{gs,Q3}$  represent the drain-source and gate-source voltages of  $Q_3$ . As depicted in Fig. 19(a), when neither  $C_P$  nor  $C_S$  is employed, the lagging-leg switch




Fig. 17. Key waveforms of PSFB converter with  $D_F$  and  $C_S$  under full-load condition at  $V_S = 400$  V. (a)  $C_S = 20$  nF. (b)  $C_S = 100$  nF.




Fig. 18. Equivalent circuit of PSFB converter with  $D_F$  and  $C_S$  during powering interval.

achieves ZVS operation due to sufficient ZVS energy. However, as presented in Fig. 19(b) and (c), adopting a capacitor of 100 nF for  $C_P$  or 120 nF for  $C_S$  reduces ZVS energy due to the decreased  $i_{pri}$ . Thus, the lagging-leg switch operates with hard switching.

To evaluate the input voltage and load transient performance of the PSFB converter with  $D_F$ , digital control was implemented using the TMS320F28069M, as shown in Figs. 20 and 21. The input voltage transient experiment was conducted with a 50% load condition, where the input voltage was increased from 300 to 400 V and then decreased back to 300 V. The load transient experiment was conducted with a slew rate of 0.2 A/ $\mu$ s, where the load condition was increased from 20 to 80% and then decreased back to 20%. As described in Figs. 20 and 21, the output voltages are well regulated to 12 V and varies within 2.2 V and 1 V during the input voltage and load steps, respectively.




Fig. 19. ZVS waveforms under 30% load condition at  $V_S = 400$  V. (a) Without  $C_P$  or  $C_S$ . (b) With  $C_P = 100$  nF. (c) With  $C_S = 120$  nF.

Fig. 22 presents the thermal pictures of the prototype under full-load condition. As shown in Fig. 22(a), in the converter without  $D_F$ , the temperature at the rectifier diodes  $D_1$  and  $D_2$  reaches 49.5 °C. Meanwhile, as presented in Fig. 22(b), the rectifier diodes in the converter with  $D_F$  and  $C_S$  reach only 44.3 °C, which is approximately 5.2 °C lower than that without  $D_F$ . This reduction occurs as some of freewheeling current flows through  $D_F$  with a lower  $V_F$  instead of  $D_1$  or  $D_2$ . Thus, the converter with  $D_F$  and  $C_S$  exhibits lower power losses in the rectifier diodes compared to that without  $D_F$ , resulting in higher efficiency.

Fig. 23(a) presents the measured efficiency based on the load variations. As demonstrated in Fig. 23(a), the PSFB converter with  $D_F$  achieves higher efficiency compared to that without  $D_F$ . However, when only  $D_F$  is used, most of freewheeling current still flows through  $D_1$  or  $D_2$ . Thus, the addition of  $D_F$  alone has a limited impact on overall efficiency. By adopting  $C_P$  or  $C_S$ , the efficiency is improved compared to employing  $D_F$  without  $C_P$  or  $C_S$  due to the reduced circulating current and increased




Fig. 20. Input voltage transient waveforms. (a) From 300 V to 400 V. (b) From 400 V to 300 V.




Fig. 21. Load transient waveforms. (a) From 20% to 80%. (b) From 80% to 20%.




Fig. 22. Thermal picture under full-load condition. (a) Without  $D_F$ . (b) With  $D_F$  and  $C_S$ .




Fig. 23. Measured efficiency. (a) Load variation at  $V_S = 400$  V. (b) Input voltage variation under full-load condition.

$i_{DF}$ . Assuming the same peak current flowing through  $D_F$  when using  $C_P$  or  $C_S$ , as shown in Figs. 16(b) and 17(b),  $i_{DF}$  can be further increased by using  $C_S$  than  $C_P$ . Therefore, the overall efficiency is further improved when  $C_S$  is used compared to employing  $C_P$ .

Fig. 23(b) displays measured efficiency based on input voltage variations. The PSFB converter has a longer freewheeling interval as input voltage increases because the maximum  $D_{eff}$  is determined at the minimum input voltage [20]. Therefore, at 400 V input voltage, the PSFB converter with  $D_F$  using  $C_P$  or  $C_S$  achieves higher efficiency than that without  $D_F$  because the long freewheeling interval leads to an increase in  $\langle i_{DF} \rangle$ . As input




Fig. 24. Power loss distribution of converter without  $D_F$  and with  $D_F$  and  $C_S$  ( $= 100$  nF) at  $V_S = 400$  V. (a) 20% load condition. (b) Full-load condition.

voltage decreases, the difference in efficiency between without  $D_F$  and others is reduced. Moreover, slight efficiency degradation is observed at 300 V input voltage because additional power loss occurs to charge and discharge the additional capacitor  $C_P$  or  $C_S$ .

The two methods with  $D_F$  slightly increase cost and reduce system reliability due to additional components. However, since only passive components—one low voltage-rated diode and one capacitor—are added without any active switches or magnetic components, these methods effectively increase overall efficiency while minimizing cost and reliability degradation, as shown in Fig. 24.

## VII. CONCLUSION

In the PSFB converter with CTR, the rectifier diodes suffered from high voltage stresses. To solve this problem, a low voltage-rated diode  $D_F$  was employed to make freewheeling path for output inductor current in previous studies [12], [13], [14]. However, the detailed commutation process and the impact of  $i_{DF}$  on the entire system were not addressed. Actually, when  $D_F$  was adopted alone, only a small portion of the total freewheeling current flowed through  $D_F$ , and most of it flowed through high voltage-rated diodes. Thus, the addition of  $D_F$  alone could not have a significant impact on overall efficiency. This article provided the operation principle during the freewheeling interval in detail. In addition, two simple methods for increasing  $i_{DF}$  were analyzed and the guidelines and characteristics of each method were offered. Furthermore, topological extensions adopting  $D_F$  for FBR and CDR were proposed for various applications. By adopting two methods, the converter achieved higher efficiency under most operating conditions due to the reduced circulating and turn-OFF currents and increased  $i_{DF}$ , despite the narrowed ZVS range and slight efficiency degradation under minimum

input voltage condition. Consequently, the PSFB converter with two methods is expected to be useful for high output current applications that required high efficiency and a simple design process.

#### REFERENCES

- [1] M.-H. Park, X. Zhang, Y. Jeong, and G.-W. Moon, "A high efficiency boost preregulator merging with an asymmetric LLC standby converter in DC power distribution system for data center," *IEEE Trans. Power Electron.*, vol. 39, no. 8, pp. 9804–9813, Aug. 2024.
- [2] X. Zhou et al., "A high-efficiency high-power-density on-board low-voltage DC-DC converter for electric vehicles application," *IEEE Trans. Power Electron.*, vol. 36, no. 11, pp. 12781–12794, Nov. 2021.
- [3] L. Zhao, F. Li, Z. Zhuang, Z. Li, and Z. Luo, "A dual half-bridge converter with current Doubler rectifier," *IEEE Trans. Ind. Electron.*, vol. 67, no. 8, pp. 6398–6406, Aug. 2020.
- [4] J. Chen, C. Liu, H. Liu, and G. Li, "Zero-voltage switching full-bridge converter with reduced filter requirement and wide ZVS range for variable output application," *IEEE Trans. Ind. Electron.*, vol. 69, no. 7, pp. 6805–6816, Jul. 2022.
- [5] J.-Y. Kim, B.-S. Lee, D.-H. Kwon, D.-W. Lee, and J.-K. Kim, "Low voltage charging technique for electric vehicles with 800 V battery," *IEEE Trans. Ind. Electron.*, vol. 69, no. 8, pp. 7890–7896, Aug. 2022.
- [6] Y. Zhou, G. Chen, F. Wang, J. Zeng, and L. Huang, "A ZVZCS hybrid dual full-bridge converter suitable for wide input voltage range," *IEEE Trans. Ind. Electron.*, vol. 68, no. 12, pp. 12058–12068, Dec. 2021.
- [7] K. W. Kim, J.-K. Han, B. H. Lee, and G.-W. Moon, "High-efficiency three-level DC-DC converter with reduced circulating current and rectifier voltage stress," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2668–2679, Mar. 2020.
- [8] J. K. Han and G.-W. Moon, "High-efficiency phase-shifted full-bridge converter with a new coupled inductor rectifier (CIR)," *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 8468–8480, Sep. 2019.
- [9] J. H. Ahn et al., "New coupled inductor rectifier with low voltage-rated diode for low conduction losses in phase-shift full-bridge converter," *IEEE Trans. Power Electron.*, vol. 40, no. 8, pp. 10899–10911, Aug. 2025.
- [10] S. W. Jeong, S. H. Lee, D. H. Kwon, J. Y. Kim, and J. K. Kim, "Two-transformer phase-shift full-bridge converter with a new rectifier for reducing conduction loss," *IEEE Trans. Power Electron.*, vol. 38, no. 12, pp. 15634–15644, Dec. 2023.
- [11] W. J. Lee, C.-E. Kim, G.-W. Moon, and S.-K. Han, "A new phase-shifted full-bridge converter with voltage-doubler-type rectifier for high-efficiency PDP sustaining power module," *IEEE Trans. Ind. Electron.*, vol. 55, no. 6, pp. 2450–2458, Jun. 2008.
- [12] E.-S. Kim and Y.-H. Kim, "A ZVZCS PWM FB DC/DC converter using a modified energy-recovery snubber," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1120–1127, Oct. 2002.
- [13] E. S. Kim, K.-Y. Joe, M.-H. Kye, Y.-H. Kim, and B.-D. Yoon, "An improved soft-switching PWM FB DC/DC converter for reducing conduction losses," *IEEE Trans. Power Electron.*, vol. 14, no. 2, pp. 258–264, Mar. 1999.
- [14] E. Kim, K. Joe, M. Kye, Y. Kim, and B. Yoon, "An improved ZVZCS PWM FB DC/DC converter using energy recovery snubber," in *Proc. Appl. Power Electron. Conf.*, 1998, pp. 1014–1019.
- [15] J. Y. Kim, B. S. Lee, Y. J. Lee, and J. K. Kim, "Integrated multi mode converter with single inductor for fuel cell electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 69, no. 11, pp. 11001–11011, Nov. 2022.
- [16] G.-B. Koo, G.-W. Moon, and M.-J. Youn, "New zero-voltage-switching phase-shift full-bridge converter with low conduction losses," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 228–235, Feb. 2005.
- [17] K.-B. Park, C.-E. Kim, G.-W. Moon, and M.-J. Youn, "Voltage oscillation reduction technique for phase-shift full-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2779–2790, Oct. 2007.
- [18] J.-G. Cho, J.-W. Baek, C.-Y. Jeong, and G.-H. Rim, "Novel zero-voltage and zero-current-switching full-bridge PWM converter using a simple auxiliary circuit," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 15–20, Jan./Feb. 1999.

- [19] M. Mahapatra, A. Pal, and K. Basu, "Effects of parasitics on an active clamp assisted phase shifted full bridge converter operation," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2021, pp. 2162–2167.
- [20] G. Liu et al., "An improved zero-voltage and zero-current-switching phase-shift full-bridge PWM converter with low output current ripple," *IEEE Trans. Power Electron.*, vol. 38, no. 3, pp. 3419–3432, Mar. 2023.



**Ji-Yeon Kim** received the B.S., M.S., and Ph.D. degrees in electrical and computer engineering from Inha University, Incheon, South Korea, in 2018, 2020, and 2024, respectively.

Since 2024, she has been a Senior Researcher with Propulsion System Laboratory, Korea Railroad Research Institute, Uiwang, Gyeonggi-do, South Korea. Her research interests include dc-dc and ac-dc converters, battery charger system, railway propulsion system, and dc grid system.



**Dae-Hun Kwon** received the B.S. and M.S. degrees in the electrical engineering, in 2019 and 2021, respectively, from Inha University, Incheon, South Korea, where he is currently working toward the Ph.D. degree in electrical engineering. His research interests include dc-dc converters, inverters, and electric vehicles.



**Jae-Hoon Sim** received the B.S. and M.S. degrees in electrical engineering, in 2023 and 2025, respectively, from Inha University, Incheon, South Korea, where he is currently working toward the M.S. degree in electrical engineering.

His research interests include power electronics, particularly dc/dc converters and ac/dc converters.



**Seok-Woo Jeong** received the B.S. and M.S. degrees in the electrical engineering, in 2021 and 2023, respectively, from Inha University, Incheon, South Korea, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include power electronics, particularly dc/dc converters, ac/dc converters, digital control approach to converters, and electric vehicles.



**Jae-Kuk Kim** (Member, IEEE) received the B.S. degree from Inha University, Incheon, South Korea, in 2004, and the M.S. and Ph.D. degrees from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2007 and 2011, respectively, all in electrical engineering.

From 2011 to 2015, he was a Senior Engineer with Samsung Electro-Mechanics, Suwon, South Korea. He is currently an Assistant Professor with the Department of Electrical Engineering, Inha University, Incheon, South Korea. His research interests include

converter topology design, soft-switching technique, and display driving system.