

Asymmetrical Quasi-Two-Level Modulation of a Compact Modular Multilevel DC–DC Converter (MMDC) With Reduced SM Number

Lupeng Tong ^{1b}, Yu Chen ^{1b}, *Member, IEEE*, Congzhi Cheng, Changqi Yu, Yi Shang, and Yong Kang, *Fellow, IEEE*

Abstract—As a pivotal role in interconnecting the medium-voltage dc (MVDC) and low-voltage dc (LVDC) grids, the modular multilevel dc–dc converter (MMDC) with compact size over a wide voltage range is a trending concern. This article thus proposes an asymmetrical quasi-two-level (AQ2L) modulation for a compact MMDC, which enables asymmetrical duty cycle control of the submodules (SMs). The equivalent circuit of the compact MMDC is built first, and its Boost-alike dc loop characteristic is revealed, which contributes to the reduction of SM number and converter size. Then, the power transfer characteristic under the AQ2L modulation is derived, and the favorable flatness of the transferred power over a wide voltage range is found. Besides, the proposed AQ2L modulation also achieves zero-voltage switching to ensure low switching losses. Comparison between the proposed AQ2L and conventional Q2L modulations is also demonstrated, and finally, the simulation results at 10 kV/1MW and the experimental results at 2.6 kV/50 kW verify the effectiveness and advantages of the proposed modulation.

Index Terms—DC–DC conversion, modular multilevel converter (MMC), quasi-two-level (Q2L) modulation, wide voltage range.

I. INTRODUCTION

FEATURING higher efficiency, smaller conductor size, better load compatibility, and lower system complexity, medium-voltage dc (MVDC) systems have gained traction over medium-voltage ac alternatives in emerging scenarios such as shipboard microgrid, all-electric aircraft, electric vehicle charging, and renewable energy collection [1], [2], [3], [4]. In the abovementioned applications, terminal loads and sources (e.g., batteries and photovoltaic plants, etc.) are typically connected to the low-voltage dc (LVDC) bus. Therefore, dc–dc converters are indispensable for the interconnection and voltage level matching between MVDC and LVDC buses.

Interfacing with MVDC and LVDC buses, the dc–dc converter demands bidirectional power flow, high voltage tolerance, well

Received 9 July 2024; revised 18 October 2024 and 25 December 2024; accepted 6 February 2025. Date of publication 19 February 2025; date of current version 14 April 2025. This work was supported by the Wuhan Natural Science Foundation under Grant 2024040701010041. Recommended for publication by Associate Editor M. Saeedifard. (*Corresponding author: Yu Chen.*)

The authors are with the State Key Laboratory of Advanced Electromagnetic Technology, School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan 430074, China (e-mail: tlp@hust.edu.cn; ayu03@hust.edu.cn; d202380878@hust.edu.cn; m202272163@hust.edu.cn; sy1208@hust.edu.cn; ykang@hust.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2025.3543192>.

Digital Object Identifier 10.1109/TPEL.2025.3543192




Fig. 1. (a) FTF H-bridge MMDC topology. (b) FTF HB MMDC topology. (c) Compact MMDC topology. (d) Conventional Q2L modulation with 50% duty cycle for the FTF H-bridge MMDC and compact MMDC topologies. (e) Conventional Q2L modulation with 50% duty cycle for the FTF HB MMDC topology. (f) Proposed AQ2L modulation that enables asymmetrical duty cycle control for the compact MMDC topology.

galvanic isolation, high power density and a load-independent fixed voltage ratio, which is also known as the dc transformer or dc solid-state transformer (DC SST) [5]. In contrast to the input-series output-parallel solution with high insulation costs [5], [6], [7], [8], the modular multilevel dc–dc converter (MMDC) is another promising solution [9], [10], [11], [12], [13], [14]. The traditional MMDC topology is formed by connecting two H-bridge configuration modular multilevel converters (MMCs) in a front-to-front (FTF) manner with an isolation transformer [9], [10], as shown in Fig. 1(a). It utilizes the medium-frequency (several hundred Hz to tens of kHz) ac power transmission chain and only a single medium-frequency transformer (MFT) is required, which significantly improves the power density, and also simplifies the system design. However, it still adheres to the sinusoidal modulation in conventional MMCs [9], [10], [11], [12], which not only shrinks the power capacity, but also leads to the soft-switching failure of partial switching devices [13]. To alleviate this concern, a quasi-square-wave (QSW) modulation has been proposed for the FTF H-bridge MMDC, where only partial SMs are engaged in the inserting or bypassing statuses [15], [16], [17]. The switching actions of SMs in an arm are performed within a very short interval so that the MFT is excited by a QSW. In this way, similar to the single phase-shifting control of the dual active bridges (DABs), all SMs involved can achieve zero-voltage switching (ZVS) [17]. In [18], the rise and fall time

of the QSW are also employed as a degree of freedom (DoF) for the circulating current stress reduction, whereas it is revealed that the increase in the rise and fall time diminish the ZVS region of the SMs [19]. Replacing the ac inductor with the resonant tanks, the MMDC resonant topologies are also proposed drawing on the operating principle of *LLC* and *CLLC* converters [20], [21], [22], [23], [24], [25], [26], which features lower turn-OFF loss. However, its variable frequency control characteristics are not favorable for the MFT design in high-power situations. Besides, the size of the resonant capacitor, which withstands MV and large current stress in high-power conversion applications, remains a challenging issue.

Further enhancing performance, a quasi-two-level (Q2L) modulation has been proposed [27], [28], [29], directly inserting or bypassing all the SMs in an arm to generate a full amplitude QSW as shown in Fig. 1(d), thus maximizing the power transfer capability of the converter. In the light of the analysis in [29], the FTF H-bridge MMDC under Q2L modulation is approximately equivalent to a Q2L DAB, and the SM is essentially simplified to an active clamp circuit, while the SM capacitor acts as the energy buffer, thus, the sizes of the SM capacitor and the bulky arm inductor are dramatically reduced, which facilitates the overall power density enhancement. Nevertheless, the duty cycle of the SMs has to be fixed at 50% in the Q2L modulation to ensure no dc magnetic flux in the MFT. A quasi-three-level (Q3L) modulation is proposed in [30] and [31], and it introduces a short-through in the dc loop by symmetrically adjusting the duty cycle of SMs, thus enabling dc-loop current control. Similarly, a chopping phase shift square modulation adopting the Q3L voltage wave is presented in [32], which achieves output power enhancement and ac current optimization. Nevertheless, the duty cycle control DoF in [31] and [32] is obtained at the expense of introducing bulky dc choke inductors in arms, which inevitably compromises the power density.

For the power density of the MMDC, the dc-bus capacitors, the volume and number of the magnetic components, and the SM number are all important factors. The dc-bus capacitors serve as terminal filtering, cable parasitic inductance decoupling and transient energy support (e.g., for sudden load changes, temporary faults, etc.), and the capacitance required for the latter is usually much larger than the former two, which is related only to the converter power capacity and bus voltages [33]. The volume of the MFT is also dominated by its power capacity and operating frequency according to the product areas method [34]. While the reduction of the SM number can notably reduce the modularization space penalty (i.e., the insulation and mounting space between SMs), and the volume occupation of auxiliary components (e.g., communication cables, heat sinks, structural members, etc.) [35], [36]. Therefore, reducing the SM number is a more effective way to boost the power density.

Accordingly, the FTF half-bridge (HB) MMDC topology [37], [38] as shown in Fig. 1(b) and single-arm MMDC topology [39], [40], [41] are presented for the SM reduction purpose, whose SM number ($N_p + N_s$ SMs required) is halved compared with that of the FTF H-bridge MMDC ($2N_p + 2N_s$ SMs required) at the same bus voltage. However, as shown in Fig. 1(e), they attain only 50% dc voltage utilization of the

FTF H-bridge MMDC, and thus, their current stress has to be doubled to achieve the same power transfer capacity. As depicted in Fig. 1(c), integrating the dc common-mode loop and the ac difference-mode loop into a unified loop, the compact MMDC topology with the series structure of the arms and MFT is established in [42], [43], [44], and [45], which also uses only half of the SM number ($N_p + N_s$) and shares the same 100% dc voltage utilization as the FTF H-bridge MMDC. Meanwhile, the magnetizing inductance of the MFT can naturally act as the dc choke inductor, and the dc magnetic fluxes generated by the dc current in the primary and secondary windings can be canceled with each other, thus avoiding the core saturation issue [45]. However, larger winding current stresses are incurred, therefore, a larger core window is required, leading to a modest increase in MFT volume. Nevertheless, the total size is still reduced due to the halving of the SM number and the reduction of arm inductors.

Yet, the 50% duty-cycle Q2L modulation is still utilized in such a compact MMDC, as depicted in Fig. 1(c), which hinders the performance improvement of the compact MMDC in wide voltage range applications [46], [47]. To fill this gap, this article proposes an asymmetrical Q2L (AQ2L) modulation for such a compact MMDC, which enables the asymmetrical duty cycle control of SMs, as indicated in Fig. 1(f). Compared with the conventional Q2L modulation, the main advantages of the proposed AQ2L modulation are as follows.

- 1) The SM number can be further reduced. When the MV bus voltage is high, the voltage stress on the SMs can be restricted by enlarging their duty cycle, thus, the additional SMs for withstanding the high voltage can be discarded.
- 2) The favorable flatness of the transferred power is obtained. As the MV bus voltage drops to low voltage, it can effectively boost the power transfer capability of the converter by lowering the SM duty cycle.
- 3) The AQ2L modulation retains the bipolar trapezoidal waveform of the arm current, which establishes the ZVS conditions for SMs. Thus, all the SMs can achieve the ZVS turning-ON, enabling low switching losses.

The abovementioned enhancements promote the compact MMDC to achieve a smaller size. The rest of this article is organized as follows. The equivalent circuit of the compact MMDC is revealed, and then the operating principle of the proposed AQ2L modulation is elaborated in Section II. In Section III, the steady-state characteristics of the compact MMDC under the proposed AQ2L modulation are carried out. A design case and the performance comparison between the proposed AQ2L and the conventional Q2L modulations are also presented. Section IV provides the simulation and experimental results. Finally, Section V concludes this article.

II. PROPOSED AQ2L MODULATION FOR THE COMPACT MMDC

A. Equivalent Circuit of the Compact MMDC

To facilitate illustration, the topology of the compact MMDC exhibited in Fig. 1(c) is simplified by merging two identical series SM chains and reshown in Fig. 2(a), which interconnects the MVDC and LVDC buses with voltages V_{dc1} and V_{dc2} , respectively. L_{cp} and L_{cs} are the cable parasitic inductances




Fig. 2. (a) Compact MMDC topology. (b) Q2L waveform of the secondary-side arm voltage, and the SM chain equivalent circuit.

on the MVDC and LVDC sides, respectively. They can be decoupled from the two arms by the dc-bus capacitors C_{dc1} and C_{dc2} , so their effect on the ac and dc loops of the converter is ignored in the subsequent analysis. $L_{\sigma p}$ and $L_{\sigma s}$ are the line stray inductances of the primary and secondary arms, respectively. The arm inductor L_a is the aggregate of the additional arm inductance and the leakage inductance of the MFT referred to the primary side. Apart from the decoupling capability, the dc-bus capacitors C_{dc1} and C_{dc2} also serve as terminal filtering and transient energy support for the MVDC and LVDC buses, respectively. The primary-side arm is formed by an SM chain with N_p HB SMs connected in series, while the secondary-side arm contains N_s HB SMs in series. The turn ratio of the MFT is $K = n_{tp} : n_{ts}$, where n_{tp} and n_{ts} are the turn numbers of the primary and secondary windings, respectively, and $K = V_{dc1}/V_{dc2}$ is mandatory to cancel out the dc magnetic flux in the core. L_m is the magnetizing inductance of the MFT, which is referred to the primary side.

The top of Fig. 2(b) demonstrates the secondary-side arm voltage waveform of the compact MMDC under the Q2L modulation. It is seen that the secondary-side arm voltage v_{as} is a multilevel wave, which is composed of $(N_s - 1)$ dwell steps during level transitions. The transition time is small with respect to the switching period T_s , so the arm voltages v_{ap} and v_{as} are QSWs. Thereby, the SM chain equivalent circuit of the compact MMDC can be approximately obtained in the form of HB circuit, as shown at the bottom of Fig. 2(b), whose capacitor voltage is the sum of all SM capacitor voltages in an arm

$$\begin{cases} v_{psm}^{\Sigma} = \sum_{i=1}^{N_p} v_{psmi} \\ v_{ssm}^{\Sigma} = \sum_{j=1}^{N_s} v_{ssmj} \end{cases} \quad (1)$$

where v_{psm}^{Σ} and v_{ssm}^{Σ} are the capacitor voltages of the primary and secondary SM chain equivalent circuits, respectively; v_{psmi} and v_{ssmj} denote the capacitor voltages of the i th and j th SMs ($i = 1, 2, \dots, N_p$ and $j = 1, 2, \dots, N_s$) in the primary-side and secondary-side arms, respectively.

Substituting the arms in the compact MMDC with the SM chain equivalent circuit illustrated in Fig. 2(b) and removing the ideal transformer since it is an ac component, the primary and secondary dc equivalent circuits of the compact MMDC




Fig. 3. Equivalent circuits of the compact MMDC. (a) Boost-like dc equivalent circuit of the primary side. (b) Boost-like dc equivalent circuit of the secondary side. (c) DAB-like ac equivalent circuit.

can be derived as shown in Fig. 3(a) and (b), respectively, where $L_{bp} = L_a + L_m + L_{\sigma p}$ and $L_{bs} = L_m/K^2 + L_{\sigma s}$ are the dc equivalent inductances, respectively. Evidently, the dc equivalent circuit of the compact MMDC is a Boost-like circuit, where the bus voltages V_{dc1} and V_{dc2} are pumped up into the SM capacitors by the control of the lumped equivalent switches. Assuming that the duty cycles of the lumped equivalent switches S_{p1} and S_{s1} (note that S_{p1} and S_{p2} , S_{s1} and S_{s2} operate in a complementary way, respectively) in the primary-side and secondary-side SM chain equivalent circuits are D_p and D_s ($0 < D_p < 1$, $0 < D_s < 1$), respectively, then the voltages in the equivalent capacitors are governed by

$$\begin{cases} v_{psm}^{\Sigma} = \frac{V_{dc1}}{D_p} \\ v_{ssm}^{\Sigma} = \frac{V_{dc2}}{D_s} \end{cases} \quad (2)$$

Assuming that the SM capacitor voltages in the same arm are equal as a result of the voltage balancing strategy, the steady-state average SM capacitor voltages can be obtained by combining (1) and (2), as

$$\begin{cases} V_{psm} = \frac{v_{psm}^{\Sigma}}{N_p} = \frac{V_{dc1}}{D_p N_p} \\ V_{ssm} = \frac{v_{ssm}^{\Sigma}}{N_s} = \frac{V_{dc2}}{D_s N_s} \end{cases} \quad (3)$$

where V_{psm} and V_{ssm} denote the steady-state average SM capacitor voltages in the primary-side and secondary-side arms, respectively.

According to Kirchhoff's voltage law, the dynamics of the compact MMDC are given by

$$V_{dc1} = v_{ap} + v_{apx} \quad (4)$$

$$V_{dc2} = v_{as} + v_{asx} \quad (5)$$

$$v_{apx} = K v_{asx} + L_d \frac{di_{ap}}{dt} \quad (6)$$

where v_{ap} and v_{as} are the arm voltages in the primary and secondary sides, respectively; v_{apx} and v_{asx} denote port voltages in the primary and secondary sides of the MFT and inductor




Fig. 4. Simplified model analysis of the compact MMDC under the proposed AQ2L modulation. (a) Mode A. (b) Mode B. (c) Mode C. (d) Mode D.

as a whole, respectively. Following (4)–(6), the ac equivalent circuit of the compact MMDC can be theoretically constructed. Alternatively, it can also be derived by substituting the SM chain equivalent circuit, as shown in Fig. 3(c), where is a DAB-alike circuit and the ac equivalent inductance $L_d = L_a + L_{\sigma p} + K^2 L_{\sigma s}$. Taking the primary side as an example, when the equivalent switch S_{p1} is OFF and the equivalent switch S_{p2} is ON, the primary side excitation voltage $v_{apx} = v_{dc1}$; on the contrary, when the equivalent switch S_{p1} is ON and the equivalent switch S_{p2} is OFF, $v_{apx} = v_{dc1} - v_{psm}^\Sigma$. According to (2), $v_{psm}^\Sigma > v_{dc1}$ is always held and hence, the bipolar excitation voltage v_{apx} is generated for the primary side. The same conclusion can be drawn for the secondary excitation voltage v_{asx} .

To this point, it is clear that the compact MMDC shares a similar ac equivalent circuit and mechanism of transferring power with the DAB, while the amplitude and duty cycle of its excitation voltages can be flexibly adjusted by controlling the inserting and bypassing of the SMs, i.e., their duty cycles.

B. Operating Principle

Owing to the presence of the Boost-alike dc equivalent circuit, the compact MMDC can achieve performance enhancement by adjusting the duty cycle of SMs.

Figs. 4 and 5 demonstrate the simplified mode analysis and typical waveforms of the compact MMDC under the proposed AQ2L modulation, respectively. As illustrated by the magnified waveforms in Fig. 5(a), when the SMs in the arm are required to be inserted, all SMs in the arm will be centrally inserted within a short interval, e.g., $t_0 - t_0 + (N_p - 1)t_d$ and $t_1 - t_1 + (N_s - 1)t_d$. Besides, the insertion actions between SMs are staggered by a dwell time of t_d , respectively, in order to limit the excessively high dv/dt and introduce a control DoF to balance the SM capacitor voltages. When the SM is required to be bypassed, a similar operation will be performed as well. Since the dwell time t_d is tiny and the interval of level transitions is typically less than 3% of the switching period T_s , the short intervals $(N_p - 1)t_d$ and $(N_s - 1)t_d$ between QSW




Fig. 5. Typical waveforms of the compact MMDC under the AQ2L modulation. (a) Magnified waveforms in detail. (b) Steady-state key waveforms.

level transitions are neglected during the following analysis of mode and typical waveforms.

Mode A ($t_0 - t_1$): As shown in Fig. 4(a), the primary-side SM chain is inserted into the arm and the secondary-side SM chain is bypassed from the arm, which indicates the primary-side equivalent switch S_{p1} is ON and the secondary-side equivalent switches S_{s1} is OFF in Fig. 3(c). In this way, the arm voltages of the primary and secondary sides in this mode are

$$\begin{cases} v_{ap}(t) = v_{psm}^\Sigma, & t \in [t_0, t_1) \\ v_{as}(t) = 0, & t \in [t_0, t_1). \end{cases} \quad (7)$$

Then, based on (4) and (5), v_{apx} and v_{asx} in this mode are

$$\begin{cases} v_{apx}(t) = V_{dc1} - v_{psm}^\Sigma, & t \in [t_0, t_1) \\ v_{asx}(t) = V_{dc2}, & t \in [t_0, t_1). \end{cases} \quad (8)$$

Substituting (2) into (8) yields

$$\begin{cases} v_{apx}(t) = \left(1 - \frac{1}{D_p}\right) V_{dc1}, & t \in [t_0, t_1) \\ v_{asx}(t) = V_{dc2}, & t \in [t_0, t_1). \end{cases} \quad (9)$$

Combining (6) and (9), the dynamics of the primary-side arm current i_{ap} in this mode can be obtained

$$i_{ap}(t) = i_{ap}(t_0) - \frac{V_{dc1}}{L_d D_p} (t - t_0) \quad t \in [t_0, t_1). \quad (10)$$

As illustrated in Fig. 5(b), the duration of *Mode A* is T_1 , and in this mode, $i_{ap}(t)$ decreases linearly, turning from positive at t_0 to negative at t_1 . $i_{ap}(t_0) > 0$ provides the ZVS turning-ON condition for the upper switches in the primary-side SMs (equivalent to S_{p1}), while $i_{ap}(t_1) < 0$ lays the ZVS turning-ON foundation in *Mode B* for the upper switches in the secondary-side SMs (equivalent to S_{s1}).

Mode B ($t_1 - t_2$): As shown in Fig. 4(b), the SM chains of the primary and secondary sides are both inserted into the arms, indicating S_{p1} and S_{s1} are both ON in this mode. Therefore, the converter dynamics in this mode is

$$\begin{cases} v_{ap}(t) = v_{psm}^{\Sigma}, & t \in [t_1, t_2] \\ v_{as}(t) = v_{ssm}^{\Sigma}, & t \in [t_1, t_2] \end{cases} \quad (11)$$

$$\begin{cases} v_{apx}(t) = \left(1 - \frac{1}{D_p}\right) V_{dc1}, & t \in [t_1, t_2] \\ v_{asx}(t) = \left(1 - \frac{1}{D_s}\right) V_{dc2}, & t \in [t_1, t_2] \end{cases} \quad (12)$$

$$i_{ap}(t) = i_{ap}(t_1) + \left(\frac{1}{D_s} - \frac{1}{D_p}\right) \frac{V_{dc1}}{L_d} (t - t_1) \quad t \in [t_1, t_2]. \quad (13)$$

If $D_p = D_s$, $i_{ap}(t)$ will remain constant in this mode. Then, the ZVS turning-ON condition in *Mode C* for the lower switches in the primary-side SMs (equivalent to S_{p2}) can thus be supported by $i_{ap}(t_2) < 0$.

Mode C ($t_2 - t_3$): As shown in Fig. 4(c), the primary-side SM chain is bypassed from the arm and the secondary-side SM chain is inserted into the arm, i.e., S_{p1} is OFF and S_{s1} is ON in this mode. The converter dynamics in this mode is

$$\begin{cases} v_{ap}(t) = 0, & t \in [t_2, t_3] \\ v_{as}(t) = v_{ssm}^{\Sigma}, & t \in [t_2, t_3] \end{cases} \quad (14)$$

$$\begin{cases} v_{apx}(t) = V_{dc1}, & t \in [t_2, t_3] \\ v_{asx}(t) = \left(1 - \frac{1}{D_s}\right) V_{dc2}, & t \in [t_2, t_3] \end{cases} \quad (15)$$

$$i_{ap}(t) = i_{ap}(t_2) + \frac{V_{dc1}}{L_d D_s} (t - t_2) \quad t \in [t_2, t_3]. \quad (16)$$

$i_{ap}(t)$ increases linearly, turning from negative at t_2 to positive at t_3 . Similarly, $i_{ap}(t_3) > 0$ provides the ZVS turning-ON condition in *Mode D* for the lower switches in the secondary-side SMs (equivalent to S_{s2}).

Mode D ($t_3 - t_4$): As shown in Fig. 4(d), the SM chains of the primary and secondary sides are both bypassed from the arms, i.e., S_{p1} and S_{s1} are both OFF in this mode, so the converter dynamics is

$$\begin{cases} v_{ap}(t) = 0, & t \in [t_3, t_4] \\ v_{as}(t) = 0, & t \in [t_3, t_4] \end{cases} \quad (17)$$

$$\begin{cases} v_{apx}(t) = V_{dc1}, & t \in [t_3, t_4] \\ v_{asx}(t) = V_{dc2}, & t \in [t_3, t_4] \end{cases} \quad (18)$$

$$i_{ap}(t) = i_{ap}(t_3) \quad t \in [t_3, t_4]. \quad (19)$$

It can be seen that $i_{ap}(t)$ keeps constant in this mode, and thus $i_{ap}(t_4) > 0$ (i.e., $i_{ap}(t_0)$ in *Mode A* since the next cycle begins)

enables the ZVS turning-ON condition of the upper switches in the primary-side SMs.

As can be seen in Fig. 5, the duty cycles of the SMs in the primary and secondary-side arms D_p and D_s are no longer fixed at 50%, but are determined by

$$\begin{cases} D_p T_s = T_1 + T_2 \\ D_s T_s = T_2 + T_3. \end{cases} \quad (20)$$

Since $V_{dc1} = K V_{dc2}$, D_p and D_s should be kept equal to avoid the voltage mismatch between the primary and secondary-side SM chains, which may result in a large arm current, namely

$$T_1 = T_3. \quad (21)$$

As a result, the bipolar trapezoidal waveforms of the arm currents i_{ap} and i_{as} are retained under the proposed AQ2L modulation, and thus, the ZVS features under the conventional Q2L modulation are also inherited to achieve low switching losses. The following requirements should be fulfilled to achieve the ZVS turning-ON of all SMs [14], [15]

$$\begin{cases} i_{ap}(t_0) > I_{pz} \\ i_{ap}(t_1) < -\frac{I_{sz}}{K} \\ i_{ap}(t_2) < -I_{pz} \\ i_{ap}(t_3) > \frac{I_{sz}}{K} \end{cases} \quad (22)$$

where I_{pz} and I_{sz} are the threshold currents of the SMs in the primary and secondary sides to achieve ZVS turning-ON

$$\begin{cases} I_{pz} = \frac{2V_{psm} C_{po}}{T_{dz}} \\ I_{sz} = \frac{2V_{ssm} C_{so}}{T_{dz}} \end{cases} \quad (23)$$

C_{po} and C_{so} in (23) are the output capacitances of the switches in the primary-side and secondary-side SMs, respectively, and T_{dz} is the dead time of the HB SM.

C. MFT Magnetic Flux Analysis

In the compact MMDC, the Boost-alike dc equivalent circuit and DAB-alike ac equivalent circuit share the same physical circuit. It results in both the primary and secondary windings of the MFT being forced to flow the arm currents that contain dc components, which can be expressed in the form of the dc and ac components

$$\begin{cases} i_{ap} = I_{ap_dc} + i_{ap_ac} \\ i_{as} = I_{as_dc} + i_{as_ac} \end{cases} \quad (24)$$

where I_{ap_dc} and I_{as_dc} denote the dc components of i_{ap} and i_{as} , respectively. i_{ap_ac} and i_{as_ac} denote the ac components of i_{ap} and i_{as} , respectively.

By Ampere's law, the total magnetic flux Φ of the MFT can also be obtained in the form of the dc and ac components

$$\begin{aligned} \Phi &= \Phi_{dc} + \Phi_{ac} \\ \Phi_{dc} &= \frac{1}{R_m} (n_{tp} I_{ap_dc} - n_{ts} I_{as_dc}) \\ \Phi_{ac} &= \frac{1}{R_m} (n_{tp} i_{ap_ac} - n_{ts} i_{as_ac}) \end{aligned} \quad (25)$$

where R_m denotes the magnetic core reluctance of the MFT. It is worth mentioning that since the reference directions of i_{ap} and i_{as} are opposite, the subtraction rather than the addition of the primary and secondary magnetomotive forces in (25) are performed. Furthermore, due to the conservation of power

$$\frac{V_{dc1}}{V_{dc2}} = \frac{I_{as_dc}}{I_{ap_dc}} = K. \quad (26)$$

Hence, substituting (26) into (25) gives $\Phi_{dc} = 0$. It indicates that even though the arm currents containing dc components pass through the windings of the MFT, the dc magnetic fluxes generated by them can still be canceled out by each other in the magnetic core.

As for the ac component Φ_{ac} , it is characterized by the volt-second product λ_p and λ_s applied to the primary and secondary windings. λ_p and λ_s in a switching cycle can be calculated as

$$\lambda_p = \int_{t_0}^{t_0+T_s} v_{apx}(t) dt = 0 \quad (27)$$

$$\lambda_s = \int_{t_0}^{t_0+T_s} v_{asx}(t) dt = 0. \quad (28)$$

Consequently, the average value of Φ_{ac} in a switching cycle is zero as well, which implies that even though the applied excitation voltages on both sides of the MFT are no longer symmetrical, their volt-second product is still zero, thus avoiding the magnetic core saturation issue.

It can be concluded that under the proposed AQ2L modulation, the MFT in the compact MMDC can also operate as normally as in the conventional FTF H-bridge MMDC. However, due to the dc component of the arm currents flowing through its windings, larger winding current root-mean-square (RMS) values are incurred. Therefore, a larger core window is required, leading to a modest increase in MFT volume.

III. STEADY-STATE CHARACTERISTICS ANALYSIS AND PERFORMANCE COMPARISON

A. Steady-State Characteristics Analysis

To facilitate the subsequent performance comparison with the conventional Q2L modulation, the steady-state characteristics under the proposed AQ2L modulation are investigated as follows.

1) *Transferred Power*: The power transfer characteristics of the compact MMDC under the AQ2L modulation can be found by integrating the MFT excitation voltage and current

$$\begin{aligned} P &= \frac{1}{T_s} \int_{t_0}^{t_0+T_s} v_{apx}(t) i_{ap}(t) dt \\ &= \frac{KV_{dc1}V_{dc2}}{2L_d(T_1+T_2)^2} T_1 [2T_2T_4 + T_1(T_2+T_4)]. \end{aligned} \quad (29)$$

Following (21), it gives $T_s = 2T_1 + T_2 + T_4$. Hence, it can be observed that for any given transferred power, an infinite number of solutions to $\{T_1, T_2, T_4\}$ are available, since they are constrained by only two equations. At the same time, it also provides a DoF to enable performance enhancement of the compact MMDC.

2) *SM Voltage Stress*: The SM voltages under the AQ2L modulation are determined by (3), which can be regulated by D_p and D_s . When the bus voltage V_{dc1} (or V_{dc2}) is high, the SM voltage stress can be lowered by enlarging D_p (or D_s), thus minimizing the demand for the SM number; when the bus voltage V_{dc1} (or V_{dc2}) is low, it enables to effectively enhance the power transfer capability by decreasing D_p (or D_s) to increase the SM capacitor voltages. As a result, these efforts contribute to the further improvement of the converter power density and thus enable a smaller converter size.

Due to the duality of the primary-side and secondary-side SMs, only the primary-side SMs are considered as an illustration to analyze the regulation of the SM voltage in the following. Suppose the maximum voltage stress allowed by the primary-side SM is V_{psmmax} , the constraint on $\{T_1, T_2, T_4\}$ can be determined by

$$V_{psm} \leq V_{psmmax}. \quad (30)$$

Substituting (3) and (20) into (30) yields

$$T_1 + T_2 \geq \frac{V_{dc1}T_s}{N_p V_{psmmax}}. \quad (31)$$

Assuming that the desired transferred power is P_t , T_2 can be derived from (29) as

$$T_2 = -T_1 + \frac{1}{2}\lambda + \frac{1}{2}\sqrt{\lambda(\lambda - 2T_1)} \quad (32)$$

$$\lambda = \frac{T_1 T_s V_{dc1}^2}{L_d P_t + T_1 V_{dc1}^2}. \quad (33)$$

Then, the boundary constraints for T_1 can be attained by combining (31) and (32)

$$T_1 \in \left[\gamma - \sqrt{\gamma^2 - \frac{2L_d P_t T_s}{N_p^2 V_{psmmax}^2}}, \gamma + \sqrt{\gamma^2 - \frac{2L_d P_t T_s}{N_p^2 V_{psmmax}^2}} \right] \quad (34)$$

$$\gamma = \frac{T_s V_{dc1} (N_p V_{psmmax} - V_{dc1})}{N_p^2 V_{psmmax}^2}. \quad (35)$$

Consequently, depending on the operating condition of the compact MMDC, a proper value of T_1 can be selected within the range indicated in (34) to implement the regulation of the transferred power and SM capacitor voltages.

3) *SM Current Stresses*: The SM current stresses include the switch current stresses (the upper and lower switches) and the SM capacitor current stress, while the upper switch current stress is the same as that of the SM capacitor.

In the form of rms value, the upper switch and SM capacitor current stresses I_{SpuRMS} and I_{CpRMS} of the primary-side arm can be determined

$$\begin{aligned} I_{SpuRMS} &= I_{CpRMS} = \sqrt{\frac{1}{T_s} \int_{t_0}^{t_0+T_s} i_{ap}^2(t) dt} \\ &= \frac{V_{dc1} T_1}{L_d (T_1 + T_2)} \sqrt{\frac{T_1 (T_1 + 4T_2) T_s V_{dc1}^2}{12 (T_1 + T_2)}}. \end{aligned} \quad (36)$$

Similarly, the lower switch current stress in the primary-side arm can be obtained

$$\begin{aligned} I_{\text{SpIRMS}} &= \sqrt{\frac{1}{T_s} \int_{t_2}^{t_4} i_{\text{ap}}^2(t) dt} \\ &= \frac{V_{\text{dc1}} T_1}{L_d (T_1 + T_2)^2} \sqrt{\frac{T_s (M_1 + M_2 + M_3 + M_4)}{12}} \end{aligned} \quad (37)$$

where M_1 , M_2 , M_3 , and M_4 are

$$\begin{cases} M_1 = T_1^2 (3T_s - 25T_2) \\ M_2 = 12T_2^2 (T_s - T_2) \\ M_3 = -5T_1^3 \\ M_4 = -4T_1 T_2 (8T_2 - 3T_s). \end{cases} \quad (38)$$

The SM current stresses of the secondary-side arm can be derived by directly mapping those of the primary-side arm

$$\begin{cases} I_{\text{SsuRMS}} = I_{\text{CsRMS}} = K I_{\text{SpIRMS}} \\ I_{\text{SsIRMS}} = K I_{\text{SpIRMS}}. \end{cases} \quad (39)$$

4) *Arm Current Stress*: The primary-side arm current stress I_{apRMS} can be given by

$$\begin{aligned} I_{\text{apRMS}} &= \sqrt{\frac{1}{T_s} \int_{t_0}^{t_0+T_s} i_{\text{ap}}^2(t) dt} \\ &= \frac{V_{\text{dc1}} T_1}{L_d (T_1 + T_2)^2} \sqrt{\frac{T_s (M_2 + M_5 + M_6 + M_7)}{12}} \end{aligned} \quad (40)$$

where M_5 , M_6 , and M_7 are

$$\begin{cases} M_5 = T_1^2 (3T_s - 20T_2) \\ M_6 = -4T_1^3 \\ M_7 = -4T_1 T_2 (7T_2 - 3T_s). \end{cases} \quad (41)$$

The secondary-side arm current stress I_{asRMS} is

$$I_{\text{asRMS}} = K I_{\text{apRMS}}. \quad (42)$$

According to (36)–(42), no matter the current stresses of the SM or the arm, they are all determined by T_1 and T_2 , together. Therefore, the optimal selection of T_1 and T_2 can be further carried out with the aim of minimizing the current stresses.

5) *SM Capacitance and Voltage Ripple*: The SM capacitance is determined by the tolerance of the capacitor voltage ripple. Taking the primary-side SM as an example, its capacitor is charged by i_{ap} between t_0 and t_{zc} , where t_{zc} is the first zero-crossing time after t_0 of i_{ap} . Therefore, the ripple magnitude ΔV_{psm} of the primary-side SM capacitor voltage is

$$\begin{aligned} \Delta V_{\text{psm}} &= \frac{1}{C_{\text{psm}}} \int_{t_0}^{t_{\text{zc}}} i_{\text{ap}}(t) dt \\ &= \frac{V_{\text{dc1}}}{8L_d C_{\text{psm}}} \frac{T_s}{T_1 + T_2} \left[\frac{T_1 (T_1 + 2T_2)}{T_1 + T_2} \right]^2 \end{aligned} \quad (43)$$

$$t_{\text{zc}} = \frac{T_1}{2} \left(1 + \frac{T_2}{T_1 + T_2} \right). \quad (44)$$

Assuming that the percentage tolerance of the capacitor voltage ripple is ε , the minimum primary-side SM capacitance can be derived by combining (3) and (43) as

$$C_{\text{psm}} \geq N_p \tau \quad (45)$$

$$\tau = \frac{1}{8\varepsilon L_d} \left[\frac{T_1 (T_1 + 2T_2)}{T_1 + T_2} \right]^2. \quad (46)$$

Similarly, the secondary-side SM capacitor voltage ripple ΔV_{ssm} and the minimum secondary-side SM capacitance can be obtained as

$$\Delta V_{\text{ssm}} = \frac{KV_{\text{dc1}}}{8L_d C_{\text{ssm}}} \frac{T_s}{T_1 + T_2} \left[\frac{T_1 (T_1 + 2T_2)}{T_1 + T_2} \right]^2 \quad (47)$$

$$C_{\text{ssm}} \geq K^2 N_s \tau. \quad (48)$$

6) *DC-Bus Capacitance for Filtering and Decoupling*: Assuming that the ac component of i_{ap} is absorbed by the MV bus capacitance C_{dc1} , the minimum value of C_{dc1} considering the bus voltage ripple percentage ε_t can be derived as

$$C_{\text{dc1}} \geq \frac{T_1 [T_1 (3T_s - 8T_2) + 4T_2 (T_s - T_2) - 4T_1^2]}{4\varepsilon_t L_d (T_1 + T_2)}. \quad (49)$$

Similarly, the minimum LV bus capacitance C_{dc2} for filtering can be obtained as

$$C_{\text{dc2}} \geq \frac{K^2 T_1 [T_1 (3T_s - 8T_2) + 4T_2 (T_s - T_2) - 4T_1^2]}{4\varepsilon_t L_d (T_1 + T_2)}. \quad (50)$$

To decouple the parasitic inductance caused by the long power cable at the terminals, the impedance at the switching frequency of the dc-bus capacitances should be much smaller than that of the parasitic inductances

$$C_{\text{dc1}} \geq \frac{T_s^2}{4\pi^2 k_c L_{\text{cp}}} \quad (51)$$

$$C_{\text{dc2}} \geq \frac{T_s^2}{4\pi^2 k_c L_{\text{cs}}} \quad (52)$$

where k_c denotes the impedance ratio between capacitance and inductance. For the MVDC scenarios, L_{cp} and L_{cs} are 75–500 μH typically [7].

B. Parameters Design

To facilitate the illustration, the design and discussion is presented with the case of a 1 MW compact MMDC-based DC SST interconnecting the 12 kV and 2 kV buses, whose main parameters are depicted in Table I. The ac equivalent inductance $L_d = 960 \mu\text{H}$ is chosen to fulfill the power transfer demand of the converter at rated operating conditions. It is worth noting that, in order to indicate the difference between the same steady-state variables in two modulations, the steady-state variables under the conventional Q2L modulation are labeled with the letter “Q” in the superscript.

1) *SM Numbers Design*: In the design case, when the MV bus voltage V_{dc1} varies from 7.2–12 kV, the transferred power of the converter is required to be larger than 1 MW to fulfill the load demand. Besides, 1.7 kV power semiconductor devices are

TABLE I
PARAMETERS OF THE CASE STUDY AND SIMULATION

Parameters	AQ2L	Q2L
MVDC bus voltage V_{dc1}	Rated 12 kV (7.2–12 kV)	
LVDC bus voltage V_{dc2}	Rated 2 kV (1.2–2 kV)	
DC-bus capacitance C_{dc1}, C_{dc2}	556 μ F, 20 mF	
Transferred power P_o	Rated 1 MW	
Switching frequency f_{sw}	10 kHz	
Turn ratio of the MFT $K : 1$	6 : 1	
Equivalent ac inductance L_d	960 μ H	
Dwell time t_d	100 ns	
Dead time T_{dz}	1 μ s	
SM numbers N_p, N_s	17, 4	20, 5
SM capacitance C_{psm}, C_{ssm}	25 μ F, 210 μ F	45 μ F, 370 μ F




Fig. 6. (a) Variation characteristic of the primary-side SM voltage V_{psm} versus T_1 and P_t with $N_p = 20$ under the proposed AQ2L modulation. (b) Maximum transferred power P_{max} under different V_{dc1} and N_p .

utilized for the primary-side SMs, so the rated voltage stress for each SM in the primary side $V_{psmmax} = 1.2$ kV is set. Since V_{psmmax} is determined, N_p can be further identified by compromising the transferred power demand and converter size.

When V_{dc1} varies from 7.2 to 12 kV, N_p can be selected between 15 and 20 with the proper adjustment of the duty cycle D_p . In the case of $N_p = 20$ and $V_{dc1} = 12$ kV, the variation characteristic of the primary-side SM voltage V_{psm} versus T_1 and P_t is depicted in Fig. 6(a), where the colorful region indicates the feasible region that meets the constraint of $V_{psm} \leq 1.2$ kV, while the slash-filled region does not. From Fig. 6(a), it is observed that the boundary of the feasible region appears at $V_{psm} = V_{psmmax}$. Therefore, substituting (31) into (29) yields the boundary of P_t

$$P_{tB} = -\frac{N_p^2 V_{psmmax}^2}{2L_d T_s} T_1^2 + \frac{V_{dc1} (N_p V_{psmmax} - V_{dc1})}{L_d} T_1 \quad (53)$$

where P_{tB} denotes the boundary of P_t at $V_{psm} = V_{psmmax}$. It can be seen that P_{tB} is quadratically related to T_1 , which implies that the maximum transferred power P_{max} is found at $T_1 = \gamma$. Accordingly, P_{max} under different V_{dc1} can be obtained as

$$P_{max} = \frac{T_s}{2L_d} \cdot \left(V_{dc1} - \frac{V_{dc1}^2}{N_p V_{psmmax}} \right)^2 \quad (54)$$

P_{max} should provide a margin to accommodate transient demand, i.e.,

$$P_{max} \geq (1 + \xi) P_o \quad (55)$$

where ξ is the margin factor, and P_o is the rated output power. Combining (54) and (55) gives the minimum N_p

$$N_p = \text{Ceil} \left[\frac{V_{dc1}^2}{(V_{dc1}^2 T_s - \zeta) V_{psmmax}} \left(V_{dc1} T_s + \sqrt{T_s \zeta} \right) \right] \quad (56)$$

where $\text{Ceil}(\cdot)$ is the upward rounding function and $\zeta = 2(1 + \xi)L_d P_o$. Then, substituting $\xi = 0.1$ and the parameters shown in Table I into (56), $N_p = 17$ can be obtained. Similarly, the SM number of the secondary side is ultimately set as $N_s = 4$ with a maximum voltage stress of 850 V.

P_{max} under different V_{dc1} and N_p ($V_{dc1} = 7.2$ –12 kV, $N_p = 15$ –20) is illustrated in Fig. 6(b). It is also revealed that P_{max} is in negative correlation with N_p . When $N_p = 16$, P_{max} at $V_{dc1} = 12$ kV is only 1.05 MW, and as N_p continues to decrease to 15, P_{max} is no longer able to satisfy the requirement of the load power demand 1.0 MW over the whole voltage range. As $N_p = 17$, a minimum power margin of 0.13 MW at $V_{dc1} = 7.2$ kV is achieved.

2) *Control Characteristic Analysis and SM Capacitance Design*: For a given transferred power P_t except for P_{max} , there are numerous T_1 available. Besides, the control characteristic under different values of T_1 is still ambiguous, so it is imperative to investigate it first.

Based on $N_p = 17$, the variation characteristics of the SM current stresses versus T_1 and P_t for $V_{dc1} = 12$ kV are exhibited in Fig. 7. As observed in Fig. 7(a) and (c), the current stresses of SM upper switch and arm in the primary side, i.e., I_{SpuRMS} and I_{apRMS} increases as P_t and T_1 rises. The profile of the lower switch current stress I_{SplRMS} is similar to I_{SpuRMS} and I_{apRMS} , but I_{SplRMS} and T_1 are no longer monotonically correlated in the light-load region ($P_t < 0.25P_o$). Fortunately, I_{SplRMS} is small in the light load condition compared with the heavy load condition, so the profile is still dominated by the heavy-load region.

Therefore, for the sake of minimizing the SM and arm current stresses, the lower bound of T_1 in (34) is supposed to be selected at a certain transferred power P_t , i.e.,

$$T_1^{opt} = \gamma - \sqrt{\gamma^2 - \frac{2L_d P_t T_s}{N_p^2 V_{psmmax}^2}} \quad (57)$$

With the selected T_1^{opt} , the SM capacitance can be further determined. With the aim of $\varepsilon \leq 5\%$, the minimum SM capacitance in the primary-side arm at different V_{dc1} is depicted in Fig. 8. As can be observed, the maximum value of C_{psm} is obtained at $V_{dc1} = 7.2$ kV, which is 24.9 μ F. For C_{ssm} , a similar phenomenon can be found. Hereby, the ultimately selected C_{psm} and C_{ssm} are exhibited in Table I.

3) *DC-Bus Capacitance Design*: According to (49)–(52), to meet the requirements of filtering ($\varepsilon_t \leq 1.0\%$) and decoupling ($k_c \leq 0.1$), $C_{dc1} \geq 48.4$ μ F, and $C_{dc2} \geq 1.7$ mF are required. Nevertheless, as mentioned in [33], another critical role for dc-bus capacitors is to provide transient energy support or sinking, e.g., for sudden load changes, temporary faults, etc. Following this demand, the MV and LV bus capacitance C_{dc1} and C_{dc2}




Fig. 7. Variation characteristics of the primary-side current stresses versus T_1 and P_t under the proposed AQ2L modulation. (a) Current stress of the upper switch I_{SpuRMS} . (b) Current stress of the lower switch I_{SplRMS} . (c) Primary-side arm current stress I_{apRMS} .




Fig. 8. Minimum SM capacitance in the primary-side arm for $\varepsilon \leq 5\%$ under $V_{dc1} = 7.2\text{--}12$ kV.

can be estimated by

$$\begin{cases} C_{dc1} = 2P_o E_P / V_{dc1}^2 = 556 \mu\text{F} \\ C_{dc2} = 2P_o E_P / V_{dc2}^2 = 20 \text{ mF} \end{cases} \quad (58)$$

where E_P is the energy-to-power ratio typically between 10 and 50 kJ/MW, and $E_P = 40$ kJ/MW is used here. As can be seen, the capacitance requirement for energy support is much larger than the capacitance required for filtering and decoupling. Therefore, once the energy support requirement is fulfilled, the other two restrictions are satisfied naturally.

4) *MFT Design*: Similar to the traditional MFT design methods [34], [48], the MFT design for the compact MMDC needs to comprehensively consider the core loss, winding loss, and transformer volume to obtain the optimal parameters. Limited by the page, only the design considerations of winding loss and transient magnetic bias suppression, which differ from the traditional MFT, are discussed here.

The winding loss for the trapezoidal current waveform can be calculated by fast Fourier transform as

$$\begin{cases} P_{wp} = I_{ap_dc}^2 R_{dcp} + \sum_{h=1}^{N_h} I_{ap_ach}^2 R_{acph} \\ P_{ws} = I_{as_dc}^2 R_{dcs} + \sum_{h=1}^{N_h} I_{as_ach}^2 R_{acsh} \end{cases} \quad (59)$$

where P_{wp} and P_{ws} denote the primary and secondary winding loss, respectively; R_{dcp} and R_{dcs} denote the dc resistance of the primary and secondary windings, respectively; R_{acph} and R_{acsh} denote the ac resistance of the primary and secondary windings at h th ($h = 1, 2, \dots, N_h$ and N_h is determined by the

calculation accuracy demand) current harmonic, respectively; I_{ap_ach} and I_{as_ach} are the rms values for h th harmonic of i_{ap} and i_{as} , respectively. It is seen that compared with the traditional MFT, the MFT in the compact MMDC has an extra dc loss term in winding loss, thus requiring about 20% more winding cross-sectional area.

According to (27), the steady-state flux density B_{ss} of the MFT can be calculated as

$$B_{ss} = \frac{(T_s - T_1 - T_2) V_{dc1}}{2n_{tp} A_c} \quad (60)$$

where A_c is the effective magnetic core cross-sectional area.

Following (25), the mismatch of I_{ap_dc} and I_{as_dc} during the transient process will inevitably cause the transient dc magnetic bias, which can be expressed as

$$B_{ts} = \frac{1}{A_c R_m} \left(I_{ap_dc} - \frac{I_{as_dc}}{K} \right). \quad (61)$$

The magnetic reluctance R_m and magnetizing inductance L_m are determined by the magnetic core and the air gap

$$R_m = \frac{l_c}{\mu_0 \mu_r A_c} + \frac{l_g}{\mu_0 A_c} \quad (62)$$

$$L_m = \frac{n_{tp}^2}{R_m} \quad (63)$$

where μ_0 is the vacuum permeability and μ_r is the relative permeability of the magnetic core; l_c and l_g are the mean path lengths of the magnetic core and air gap, respectively.

To avoid core saturation during the transient process such as startup and load stepping, the maximum transient flux density B_{max} should be less than the core saturation flux density B_{sat}

$$B_{max} = B_{ss} + |B_{ts}| < B_{sat}. \quad (64)$$

From (60) to (64), it is clear that the transient magnetic bias B_{ts} can be effectively suppressed by designing an appropriate air gap length l_g to avoid core saturation. Finally, the PC1293 nanocrystalline core of Advanced Technology and Materials is selected as the MFT core, with $l_c = 106.7$ cm, $A_c = 149.6$ cm², $\mu_r = 80\,000$, and $B_{sat} = 1.25$ T. The air gap length $l_g = 0.2$ cm is designed and the magnetizing inductance $L_m = 33.6$ mH. Although the air gap is introduced to the MFT core to counteract the dc bias of the magnetizing current during transients, a large magnetizing inductance is still maintained thanks to the




Fig. 9. Performance metrics of the compact MMDC at different V_{dc1} under the two modulations. (a) Maximum transferred power. (b) SM voltage stress in the primary-side arm. (c) Minimum SM capacitance in the primary-side arm for $\varepsilon \leq 5\%$. (d) Amplitude of the primary-side SM capacitor voltage ripple. (e) Percentage of the primary-side SM capacitor voltage ripple. (f) Upper switch rms current in the primary-side arm. (g) Lower switch rms current in the primary-side arm. (h) Primary-side arm rms current.

high permeability of the nanocrystalline ribbons. Besides, the moderate reduction of L_m contributes to the desirable increase of the magnetizing current, which facilitates the enlargement of the converter ZVS regions [14].

C. Performance Comparison

The conventional Q2L modulation is actually a special case of the proposed AQ2L modulation at $D_p = D_s = 0.5$. Therefore, the parameters design and steady-state performance metrics under the conventional Q2L modulation can be obtained by directly substituting $T_2 = T_s/2 - T_1$. Then, both modulations can be compared and evaluated.

1) *SM Numbers*: As previously analyzed, the SM numbers under the proposed AQ2L modulation are established as $N_p = 17$ and $N_s = 4$, while those under the Q2L modulation are $N_p = 20$ and $N_s = 5$. As a result, 16% SM number savings are achieved, facilitating the size reduction.

2) *Transferred Power*: The maximum transferred power P_{max} for the proposed AQ2L modulation has been revealed in (54). As for the conventional Q2L modulation, its maximum transferred power P_{max}^Q is obtained at $T_1 = T_s/4$, which is

$$P_{max}^Q = \frac{KV_{dc1}V_{dc2}T_s}{8L_d}. \quad (65)$$

The maximum transferred power at different V_{dc1} is depicted in Fig. 9(a). As can be seen, P_{max}^Q for the Q2L modulation declines rapidly with the drop of V_{dc1} , and when $V_{dc1} < 8.76$ kV, P_{max}^Q can no longer cover the rated load power demand. On the contrary, P_{max} for the proposed AQ2L modulation changes modestly and is always greater than the rated load power demand $P_o = 1$ MW as V_{dc1} varies between 7.2 and 12 kV. Therefore, the proposed AQ2L modulation can effectively improve the power transfer capability of the converter by boosting the SM capacitor voltage even under the operating condition of low bus voltage.

3) *SM Voltage Stress*: Fig. 9(b) demonstrates the SM voltage stress in the primary-side arm at different V_{dc1} . It indicates that under the proposed AQ2L modulation and adopting the selected optimized T_1^{opt} , the SMs always operate at the maximum voltage

V_{psmmax} . While employing the Q2L modulation, the SM voltage stress decreases linearly with the drop of V_{dc1} , thus resulting in voltage margin redundancy of the high-voltage power semiconductor device in the case of low MV bus voltage. In the subsequent analysis, it is revealed that this rather increases the SM current stresses at low voltage conditions.

4) *SM Capacitance and Voltage Ripple*: For the sake of fairness, the SM capacitance and voltage ripple should be compared at the same transferred power. Since P_{max}^Q of the Q2L modulation cannot achieve the rated power P_o when $V_{dc1} < 8.76$ kV, it is, therefore, stipulated that, when V_{dc1} is dropped from 12 to 7.2 kV, the transferred power used for comparison changes also linearly from the rated 1 to 0.6 MW, i.e., $P_t = 83.33A \cdot V_{dc1}$.

Consequently, with the aim of $\varepsilon \leq 5\%$, the minimum SM capacitance in the primary-side arm at different V_{dc1} under the two modulations is illustrated in Fig. 9(c). As can be observed, under the conventional Q2L modulation, the minimum C_{psm}^Q grows as V_{dc1} drops and reaches a maximum value of $40.2 \mu F$ at $V_{dc1} = 7.2$ kV. With the opposite trend, utilizing the proposed AQ2L modulation, the minimum C_{psm} declines with V_{dc1} , and its maximum value is obtained at $V_{dc1} = 12$ kV, which is $23.8 \mu F$. As a result, the proposed AQ2L modulation has a smaller SM capacitance requirement, which also contributes to reducing the converter size.

The SM capacitor voltage ripples in the primary-side arm under two modulations are compared with the same SM capacitance of $45 \mu F$ for the sake of fairness. The amplitude and percentage of the SM capacitor voltage ripples under two modulations at different V_{dc1} are shown in Fig. 9(d) and (e). It is seen that the SM capacitor voltage ripple ΔV_{psm}^Q under the conventional Q2L modulation increases as V_{dc1} decreases and reaches its maximum value of 32.2 V at $V_{dc1} = 7.2$ kV (corresponding to the SM capacitor voltage $V_{psm}^Q = 720$ V), hence, its maximum ripple percentage $\Delta V_{psm}^Q\%$ is 4.47%. On the contrary, under the proposed AQ2L modulation, the SM capacitor voltage ripple ΔV_{psm} is in positive correlation with V_{dc1} , and the maximum ripple is 31.69 V at $V_{dc1} = 12$ kV (corresponding to the SM capacitor voltage $V_{psm} = 1200$ V), which

is slightly smaller than the maximum ripple under conventional Q2L modulation. Therefore, its maximum ripple percentage $\Delta V_{\text{psm}}\%$ is 2.64%. As for the SM capacitance and voltage ripple in the secondary-side arm, the same conclusion can be made.

5) *SM Current Stresses*: Similar to that of the SM capacitance, the transferred power $P_t = 83.33A \cdot V_{\text{dc1}}$ is used for comparison. Accordingly, the rms current stresses of the upper switch, lower switch, and arm in the primary side are depicted in Fig. 9(f)–(h), respectively. It is noted that the three current stresses exhibit similar variation characteristics with respect to V_{dc1} . Namely, under the Q2L modulation, I_{SpuRMS}^Q , I_{SplRMS}^Q , and I_{apRMS}^Q increase as V_{dc1} drops, and at $V_{\text{dc1}} = 7.2$ kV, their maximum values are achieved as 51.0 A, 128.4 A, and 138.2 A, respectively. Whereas under the proposed AQ2L modulation, I_{SpuRMS} , I_{SplRMS} , and I_{apRMS} reach their maximum values at $V_{\text{dc1}} = 12$ kV since they increase as V_{dc1} rises, which are 52.7 A, 139.3 A, and 148.9 A, respectively. The maximum rms current stresses with the proposed AQ2L modulation are moderately higher than those adopting the conventional Q2L modulation (3.3%, 8.5%, and 7.7% higher, respectively). Therefore, the established advantages above are obtained at the expense of a moderate increase in the maximum rms current.

6) *Power Loss*: Assuming that the CAS380M17HM3 (1.7 kV, $C_{\text{po}} = 2.6$ nF) and CAB760M12HM3 (1.2 kV, $C_{\text{so}} = 5.8$ nF, two in parallel utilized in an SM) power modules from Wolfspeed are used for the primary-side and secondary-side SMs, respectively, and the dead time $T_{\text{dz}} = 1 \mu\text{s}$ is set for both primary-side and secondary-side SMs. Then, the ZVS region under the two modulations is attained and illustrated in Fig. 10.

Under the proposed AQ2L modulation, V_{psm} is fixed at $V_{\text{psmmax}} = 1.2$ kV, so $I_{\text{pz}} = 6.24$ A and $I_{\text{sz}} = 1.64$ A, which are also fixed regardless of the change of V_{dc1} . While the Q2L modulation is employed, V_{psm}^Q decreases with V_{dc1} , so I_{pz} and I_{sz} change as well, whose ranges are 3.74–6.24 A and 0.93–1.55 A as V_{dc1} ranges from 7.2 to 12 kV, respectively. It is observed in Fig. 10(a) and (c) that for the upper switches in the primary-side SMs (equivalent to S_{p1}) and the lower switches in the secondary-side SMs (equivalent to S_{s2}), their ZVS region covers almost the entire load range since $i_{\text{ap}}(t_0)$ and $i_{\text{ap}}(t_3)$ have a large positive magnitude. The ZVS region under the Q2L modulation is slightly larger when V_{dc1} is low since its I_{pz} and I_{sz} are smaller when V_{dc1} is low [note that I_{sz} is too small, so its curve is not illustrated in Fig. 10(a) and (c)]. For the lower switches in the primary-side SMs (equivalent to S_{p2}) and the upper switches in the secondary-side SMs (equivalent to S_{s1}), their ZVS criterion is more rigorous, as $i_{\text{ap}}(t_1)$ and $i_{\text{ap}}(t_2)$ are with relatively small negative magnitude compared with $i_{\text{ap}}(t_0)$ and $i_{\text{ap}}(t_3)$. As depicted in Fig. 10(b) and (d), the area of the ZVS region under two modulations is comparable. The proposed AQ2L modulation owns a larger ZVS region as V_{dc1} is close to 12 kV, while vice versa when V_{dc1} is close to 7.2 kV.

To further investigate the total power loss, a loss simulation is performed in the PLECS platform. Similarly, the transferred power $P_t = 83.33A \cdot V_{\text{dc1}}$ is set, and the results are demonstrated in Fig. 11. The MFT core loss is calculated by the improved generalized Steinmetz equation [49]. As can be seen in Fig. 11, the power loss is dominated by the conduction loss since




Fig. 10. ZVS regions under two modulations. Under the proposed AQ2L modulation: (a) ZVS region for the equivalent switches S_{p1} and S_{s2} , and (b) ZVS region for the equivalent switches S_{p2} and S_{s1} . Under the Q2L modulation: (c) ZVS region for the equivalent switches S_{p1} and S_{s2} , and (d) ZVS region for the equivalent switches S_{p2} and S_{s1} .




Fig. 11. Power loss of the compact MMDC for different V_{dc1} under two modulations.

most of the switching loss is conserved thanks to the achievement of ZVS turning-ON. Consequently, the power loss of the compact MMDC under the proposed AQ2L modulation is always smaller than that under the Q2L modulation because the SM number required by the AQ2L modulation is fewer.

D. Discussion

Four cases, i.e., the FTF H-bridge MMDC under conventional Q2L modulation (case I), the FTF HB MMDC under conventional Q2L modulation (case II), the compact MMDC

TABLE II
COMPARISON OF FOUR CASES

Cases		Case I: FTF H-bridge MMDC with Q2L	Case II: FTF HB MMDC with Q2L	Case III: Compact MMDC with Q2L	Proposed case: Compact MMDC with the proposed AQ2L
DC-bus capacitors	For filtering ($\epsilon_t \leq 1.0\%$) and decoupling ($k_c \leq 0.1$)	20.1 μ F for MV bus 0.7mF for LV bus	72.3 μ F for MV bus 2.6mF for LV bus	72.3 μ F for MV bus 2.6mF for LV bus	48.4 μ F for MV bus 1.7mF for LV bus
	For energy support	556 μ F for MV bus 20mF for LV bus			
SM	Total number	52	26	25	21
	Pri. stress	Max. rms current 77.9A Max. voltage 1200V	Max. rms current 155.9A Max. voltage 1200V	Max. rms current 128.4A Max. voltage 1200V	Max. rms current 139.3A Max. voltage 1200V
	Sec. stress	Max. rms current 467.4A Max. voltage 667V	Max. rms current 935.4A Max. voltage 667V	Max. rms current 770.4A Max. voltage 800V	Max. rms current 835.8A Max. voltage 850V
	Pri. number	40 SMs with 1.7kV/225A modules	20 SMs with 1.7kV/380A modules	20 SMs with 1.7kV/380A modules	17 SMs with 1.7kV/380A modules
	Sec. number	12 SMs with 1.2kV/425A modules (two in parallel in an SM)	6 SMs with 1.2kV/760A modules (two in parallel in an SM)	5 SMs with 1.2kV/760A modules (two in parallel in an SM)	4 SMs with 1.2kV/760A modules (two in parallel in an SM)
	Pri. SM Cap. for 5.0% voltage ripple	42 μ F with 10 μ H arm inductance	65 μ F with 10 μ H arm inductance	45 μ F	25 μ F
	Sec. SM Cap. for 5.0% voltage ripple	320 μ F with 0.1 μ H arm inductance	540 μ F with 0.1 μ H arm inductance	370 μ F	210 μ F
	Pri. voltage ripple percentage with $C_{psm}=45\mu$ F	4.13% with 10 μ H arm inductance	10.5% with 10 μ H arm inductance	4.5%	2.6%
Magnetic component	MFT volume	0.83 p.u.		1.0 p.u.	
	Arm inductors for current choking	8 pcs with each volume of 0.5 p.u.	4 pcs with each volume of 1.0 p.u.	No need	
	AC inductor for power transfer	960 μ H	240 μ H	960 μ H	
Performance	Max. transferred Power	1.875MW max. at $V_{dc1}=12$ kV 0.675MW min. at $V_{dc1}=7.2$ kV			1.35MW max. at $V_{dc1}=10.2$ kV 1.13MW min. at $V_{dc1}=7.2$ kV
	Power loss	16.96kW	16.62kW	14.43kW	13.47kW
	Total volume	570L	553L	448L	430L

under conventional Q2L modulation (case III), and the compact MMDC under the proposed AQ2L modulation (the proposed case) are designed, and their parameters are listed in Table II. As a premise for comparison, the same prior specifications are utilized, including the transferred power of $P_t = 83.33A \cdot V_{dc1}$, the switching frequency of 10 kHz, and the capacitor voltage ripple requirements. The main design process is as follows:

- 1) for the given specifications, the voltage and current profiles are first calculated under different topologies and modulations, and the SM numbers N_p and N_s are determined;
- 2) the suitable power devices and passive devices can then be selected so that the power loss and volume can be estimated;
- 3) the schemes under different topologies and modulations are evaluated and compared.

To ensure a fair comparison, the voltage and current utilizations of the SM power devices in all cases are selected to be as close as possible. Taking the power devices in the secondary-side SMs as an example, the current utilizations for four cases are 55.0%, 61.5%, 50.7%, and 55.0%, respectively, and the voltage utilizations for four cases are 55.6%, 55.6%, 66.7%, and 70.8%, respectively. The voltage utilizations in cases I and II are slightly lower since their SM numbers have to be even with the structure of the upper and lower arm, while benefiting from the single-arm

structure, the SM numbers in case III and the proposed case are free from this constraint. It also shows the advantage of the compact MMDC in terms of design flexibility. For more intuition, the main performance indicators are also illustrated in Fig. 12 as a radar chart, where the better indicators are mapped to the more outlying areas so that the case with better overall performance would have a larger encompassing area. The detailed data analysis and comparison are as follows.

1) *DC-Bus Capacitors*: If only the voltage ripple and cable parasitic inductance decoupling are considered, the dc-bus capacitances for the four cases are different, and the dc-bus capacitances of case I and the proposed case are smaller than those of cases II and III. However, as mentioned in [33], taking the transient energy support demand into account, the capacitance requirement is much larger than that required for the other two demands, and depends only on the power capacity P_o and bus voltages, therefore, the dc-bus capacitance for all cases is the same.

2) *SM Numbers and SM Voltage, Current Stresses*: The SM numbers in case II (20 primary and 6 secondary SMs) and case III (20 primary and 5 secondary SMs) are halved compared with that in case I (40 primary and 12 secondary SMs). While in the proposed case, the SM voltage is always controlled to be the designed maximum value, thus reducing the SM number




Fig. 12. Comparison for the four cases of the MMDC topologies and modulations.

(17 primary and 4 secondary SMs). Nevertheless, with the same power capacity and voltage level, the lower SM number inevitably implies that the larger current to be handled by each SM. Therefore, the current stress of the proposed case is 139.3 A, which is the second highest among all cases, while case II is the largest at 155.9 A since its voltage amplitude applied on the MFT is halved. Compared with the compact MMDC with the conventional Q2L modulation (i.e., case III), the proposed case avoids the increase in SM voltage stress at the expense of moderately increasing current stress, thereby reducing the SM number.

3) *SM Capacitance and Voltage Ripple*: The SM capacitance is governed by its voltage ripple percentage $\Delta V_{psm}\%$, and $\Delta V_{psm}\% = \Delta V_{psm}/V_{psm}$. Since the proposed case has a constant V_{psm} , $\Delta V_{psm}\%$ is only related to ΔV_{psm} , and $C_{psm} = 25 \mu F$ can be designed to fulfill the voltage ripple percentage tolerance of 5.0% at different V_{dc1} . While the SM capacitor voltages in cases I–III all decrease linearly with the drop of V_{dc1} , thus leading to a larger SM capacitor voltage ripple percentage. Therefore, the SM capacitance in cases I–III needs to be larger to address the voltage ripple percentage tolerance of 5.0%. As a result, the proposed case has a smaller SM capacitance requirement, which also contributes to reducing the converter size.

4) *Magnetic Components*: The MFT volume for both case III and the proposed case is about 20% larger than cases I and II since the MFT winding current stresses of the compact MMDC are larger. Moreover, for current choking purposes, extra arm inductors are required for case I (8 pcs) and case II (4 pcs). While for case III and the proposed case, the magnetizing inductor of the MFT is multiplexed as the choke inductor of the dc loop, and thus, no additional arm choke inductor is required. Accordingly, the total volume of magnetic components in the proposed case is still smaller than that in cases I and II, even though its MFT volume is larger.

5) *Power and ZVS Characteristics*: With the Q2L modulation, cases I, II, and III exhibit the same maximum transferred




Fig. 13. Power loss for four cases at different switching frequencies.

power, i.e., 1.875 MW at $V_{dc1} = 12$ kV and 0.675 MW at $V_{dc1} = 7.2$ kV, which decreases dramatically with the drop of V_{dc1} . While the proposed case achieves superior transferred power flatness, fulfilling the 1 MW transferred power demand over the whole voltage range. Moreover, the proposed AQ2L modulation also inherits favorable ZVS characteristics of the conventional Q2L modulation. The power loss for four cases at different switching frequencies (5 kHz, 10 kHz, and 20 kHz) is evaluated, as shown in Fig. 13. Thanks to the achievement of ZVS turning-ON, the power loss rises moderately as the switching frequency increases, and maintains at a low level. Moreover, the proposed case features the lowest power loss among the four cases since the smallest SM number is used.

6) *Volume Estimation*: The total volume of the key components (the dc-bus capacitor is excluded since it is the same under four cases) is estimated for the four cases. The volume of the SM capacitor is calculated based on an empirical energy density of $6.3\text{cm}^3/\text{J}$ [50]. Besides, it is assumed that 40% volume utilization is achieved due to insulation and mounting occupation. It is seen from Table II that the proposed case has the smallest volume footprint among the four cases.

Benefiting from the flexible SM voltage control technique, the proposed case outperforms the other cases in wide voltage range scenarios. Compared with case III, the proposed case provides a saving of about 4.0% in total volume, with 16.0% fewer in SM numbers, 44.4% smaller in SM capacitance, 20.5% smaller in magnetic component volume, and 6.7% less in power loss, while achieving superior transferred power flatness over a wide range of voltage variations. Compared with cases I and II, the proposed case provides savings of about 24.6% and 22.2% in total volume, respectively. Overall, the proposed case outperforms the other cases in terms of volume.

In general, for the MMDCs with the same power capacity and voltage level, the lower SM number inevitably implies that the larger current to be handled by each power device. However, the total area of bare semiconductor chips, which depends jointly on the voltage and current ratings [51], [52], is almost unchanged, and therefore, the total cost of bare semiconductor chips is also almost unchanged. Using a smaller number of power devices can also notably reduce the space wastage (i.e., the insulation and mounting space between components) and the volume occupation of auxiliary components (e.g., drive circuits, heat sinks, structural members, etc.). Especially in the high-power density applications, liquid-cooled heat sinks are usually configured for




Fig. 14. Control strategy of the compact MMDC under the AQ2L modulation.

the power devices. Although the heat dissipation area is reduced since the lower number of power devices is used, the device temperature can still be maintained by increasing the flow rate of the cooling fluid. Therefore, the volume of the heat sink will not increase significantly. Nevertheless, the power device with a higher current rating also leads to new challenges in packaging processes, which might increase the cost or compromise the reliability of the device. On balance, the advantage of using power devices with lower numbers and higher current ratings would be more apparent in some specific scenarios, e.g., in megawatt power class applications [53].

IV. SIMULATION AND EXPERIMENTAL VERIFICATION

A. Control Strategy

Based on (33) and (57), it is observed that the optimal values of T_1 and T_2 are affected by the inductance L_d . In practice, the value of L_d varies with i_{ap} due to the nonlinear permeability of the magnetic powder core, which is difficult to be obtained accurately. To this end, a virtual power control strategy is proposed which dispenses with the accurate value of L_d . In the proposed strategy, the virtual reference I^* , which is the product of L_d and the virtual power reference P_t^* , is directly adopted as the output of the closed-loop controller. In this way, only the approximate value of L_d and the maximum allowable value of P_t^* are required as the saturation limit for the closed-loop controller. Once I^* is determined, T_1^{opt} can be found according to (35) and (57) to ensure the minimum current stresses. In turn, T_2 can be obtained by using (32) and (33), and thereby the closed-loop control can be accomplished. Besides, the voltage balancing control method presented in [54] is applied to keep the SM capacitor voltages balanced. The control block diagram of the above control strategy is demonstrated in Fig. 14.

B. Simulation Results

To validate the abovementioned analysis, the simulations of the compact MMDC under the two modulations are performed employing the PLECS platform with the parameters shown in Table I.

The startup waveforms ($P_t = 0.5$ MW, $V_{dc1} = 12$ kV) are depicted in Fig. 15. The entire startup process consists of two




Fig. 15. Startup simulation waveforms of the compact MMDC with the proposed AQ2L modulation. (a) Entire startup process. (b) Transient waveforms during the closed-loop charging procedure. (c) Steady-state waveforms after completing the startup.

procedures, uncontrolled precharging and closed-loop charging. During the uncontrolled precharging procedure, all SM capacitors in the primary side are automatically charged by the MV bus via the freewheeling diodes. Since this procedure is uncontrolled, a resistor–contactor snubber circuit is connected in series between the MV bus and C_{dc1} , thus avoiding a large inrush current [55]. This process ultimately charges the SM capacitor voltage to V_{dc1}/N_p , and then the closed-loop charging procedure is engaged. An adaptive soft-start strategy based on the AQ2L modulation has been designed to achieve a smooth closed-loop charging procedure. The main idea is to set $V_{psmmax} = V_{dc1}/N_p$ at the beginning of the closed-loop charging procedure, and gradually increase V_{psmmax} until it reaches the designed maximum value. In this way, the current spikes are avoided throughout the startup process and the converter is gradually charged to the steady state. As seen in Fig. 15(a), the magnetizing current of the MFT (i.e., $i_m = i_{ap} - i_{as}/K$) has a dc bias during the startup process, and its maximum absolute value is -19.1 A, corresponding to a maximum flux density of -0.7 T, which is smaller




Fig. 16. Simulation waveforms of the compact MMDC under the two modulations. Under the proposed AQ2L modulation. (a) $P_t = 1.0$ MW, $V_{dc1} = 12$ kV. (b) $P_t = 1.0$ MW, $V_{dc1} = 9.6$ kV. (c) $P_t = 1.0$ MW, $V_{dc1} = 7.2$ kV. Under the Q2L modulation. (d) $P_t = 1.0$ MW, $V_{dc1} = 12$ kV. (e) $P_t = 1.0$ MW, $V_{dc1} = 9.6$ kV. (f) $P_t = 0.7$ MW, $V_{dc1} = 7.2$ kV.




Fig. 17. Experimental prototype of the compact MMDC.

than the core saturation flux density $B_{sat} = 1.25$ T. Fig. 15(b) and (c) demonstrates the waveforms of during and after the startup process, respectively. It is seen that the maximum arm current amplitude is 179 A for i_{ap} , and the steady-state flux density after the startup is $B_{ss} = 0.27$ T.

The steady-state simulation results of the compact MMDC under the two modulations are exhibited in Fig. 16. As can be seen in Fig. 16(a)–(c), with the proposed AQ2L modulation, despite V_{dc1} decreasing from 12 kV to 9.6 kV and 7.2 kV, the duty cycle D_p of the primary-side SMs also changes to 0.59, 0.47, and 0.35, respectively, so that the primary-side SM

capacitor voltages are always maintained at 1.2 kV. As a result, the converter can still retain the transferred power $P_t = 1.0$ MW over the full voltage range of V_{dc1} , while I_{apRMS} is 147.1 A, 157.2 A, and 192.4 A (corresponding to $V_{dc1} = 12$ kV, 9.6 kV, and 7.2 kV), respectively.

Fig. 16(d)–(f) shows the waveforms at $V_{dc1} = 12$ kV, 9.6 kV, and 7.2 kV under the Q2L modulation, respectively. It is seen that since D_p is always held at 0.5, the primary-side SM capacitor voltages decrease with V_{dc1} , which are 1200 V, 960 V and 720 V, respectively. Moreover, I_{apRMS}^Q at $V_{dc1} = 12$ kV, 9.6 kV and 7.2 kV is 125.0 A, 167.0 A, and 181.9 A, respectively. In addition, it is important to note that when $V_{dc1} = 7.2$ kV, the converter

TABLE III
PARAMETERS OF THE EXPERIMENT

Parameters	Value
MVDC bus voltage V_{dc1}	Rated 2.6 kV (1.56–2.6 kV)
LVDC bus voltage V_{dc2}	Rated 1.0 kV (0.6–1.0 kV)
DC-bus capacitance C_{dc1}, C_{dc2}	120 μ F, 560 μ F
Transferred power P_o	Rated 50 kW
Switching frequency f_{sw}	30 kHz
Turn ratio of the MFT $K : 1$	2.6 : 1
Equivalent ac inductance L_d	220 μ H
Dwell time t_d	300 ns
Dead time T_{dz}	1.0 μ s
SM numbers N_p, N_s	5, 2
SM capacitance C_{psm}, C_{ssm}	140.5 μ F, 140.5 μ F




Fig. 18. Steady-state experimental waveforms of the compact MMDC under the proposed AQ2L modulation. (a) Waveforms at $P_t = 50.4$ kW, $V_{dc1} = 2.6$ kV. (b) Waveforms at $P_t = 54.1$ kW, $V_{dc1} = 2.08$ kV. (c) Waveforms at $P_t = 51.7$ kW, $V_{dc1} = 1.56$ kV.




Fig. 19. Experimental waveforms of the balanced SM capacitor voltages under the proposed AQ2L modulation. (a) Waveforms at $P_t = 50.4$ kW, $V_{dc1} = 2.6$ kV. (b) Waveforms at $P_t = 54.1$ kW, $V_{dc1} = 2.08$ kV. (c) Waveforms at $P_t = 51.7$ kW, $V_{dc1} = 1.56$ kV.

transferred power has reached its maximum value under the Q2L modulation, i.e., $P_t = 0.7$ MW with $T_1 = T_s/4 = 25 \mu\text{s}$. Comparatively, it reflects the favorable power transfer characteristic of the proposed AQ2L modulation, even though a lower SM capacitor number is used.

With the primary-side SM capacitance $C_{psm} = 25 \mu\text{F}$ under the proposed AQ2L modulation, the SM capacitor voltage ripple ΔV_{psm} at $V_{dc1} = 12$ kV, 9.6 kV and 7.2 kV are 54 V, 46 V and 56 V, respectively. Whereas with the larger primary-side SM capacitance $C_{psm}^Q = 45 \mu\text{F}$, the SM capacitor voltage ripple ΔV_{psm}^Q under the Q2L modulation at $V_{dc1} = 12$ kV, 9.6 kV, and 7.2 kV are 15 V, 33 V, and 58 V, respectively. Consistent with the previous analysis, with the same transferred power, the SM capacitor voltage ripple under the proposed AQ2L modulation is smaller than that under the Q2L modulation when $V_{dc1} < 10.2$ kV, while the SM capacitor voltage ripple under the proposed AQ2L modulation is larger than that under the Q2L modulation when $V_{dc1} \geq 10.2$ kV. However, as V_{dc1} drops from

12 to 7.2 kV, the SM capacitor voltage V_{psm}^Q under the Q2L modulation also decreases from 1200 to 720 V, whereas the SM capacitor voltage V_{psm} remains unchanged at 1200 V under the proposed AQ2L modulation. Thereby, the SM capacitor voltage ripple percentage $\Delta V_{psm}\%$ at $V_{dc1} = 12$ kV, 9.6 kV, and 7.2 kV under the proposed AQ2L modulation are 4.5%, 3.8%, and 4.7%, respectively, which always satisfies the requirement of $\varepsilon \leq 5.0\%$, whereas the SM capacitor voltage ripple percentage $\Delta V_{psm}^Q\%$ under the Q2L modulation increases significantly with the decrease of V_{dc1} , which are 1.3%, 3.4%, and 8.1% at $V_{dc1} = 12$ kV, 9.6 kV and 7.2 kV, respectively. Accordingly, the above-mentioned results validate the conclusion on the proposed AQ2L modulation featuring a smaller SM capacitance requirement.

C. Experimental Setup and Results

To verify the proposed scheme, a 50 kW/2.6 kV prototype was built, as shown in Fig. 17, whose parameters are depicted in

Table III. 1200 V SiC power modules CAS350M12BM3 from Wolfspeed are utilized in the experimental prototype, and $V_{\text{psmmax}} = 800$ V is set. N_p and N_s are designed as 5 and 2 based on (56), respectively, while those under the conventional Q2L modulation are 7 and 3, where 30% SM number savings are achieved. Due to the lack of a high-voltage power supply, the LV bus is connected to the input power supply, while the MV bus serves as the output load.

Fig. 18 demonstrates the steady-state experimental waveforms of the compact MMDC under the proposed AQ2L modulation. As shown in Fig. 18(a), at $V_{\text{dc1}} = 2.6$ kV and $P_t = 50.4$ kW, the duty cycle D_p of the primary-side SMs is regulated as 0.65, so V_{psm} is kept at 800 V (indicated by the drain-source voltage v_{DSp2} of the lower switch in the primary-side SM in the waveforms), while V_{psm} would be 1040 V if the conventional Q2L modulation was used. The amplitudes of v_{ap} and v_{as} are 4 kV and 1.54 kV, respectively. Therefore, the positive and negative amplitudes of v_{apx} and v_{asx} are 2.6 kV/−1.4 kV and 1.0 kV/−0.54 kV, respectively. It should be noted that the oscillations of v_{apx} and v_{asx} at the switching moments and their slight voltage drops when i_{ap} ramps up and down are caused by the presence of stray inductances $L_{\sigma p}$ and $L_{\sigma s}$ on the line.

As shown in Fig. 18(b) and (c), it is seen that when $V_{\text{dc1}} = 2.08$ kV and $V_{\text{dc1}} = 1.56$ kV, D_p is adjusted to 0.52 and 0.39, respectively, keeping $V_{\text{psm}} = 800$ V, $v_{\text{ap}} = 4$ kV, and $v_{\text{as}} = 1.54$ kV. Hence, the positive and negative amplitudes of v_{apx} and v_{asx} at $V_{\text{dc1}} = 2.08$ kV are 2.08 kV/−1.92 kV and 0.8 kV/−0.74 kV, respectively, while those at $V_{\text{dc1}} = 1.56$ kV are 1.56 kV/−2.44 kV and 0.6 kV/−0.94 kV, respectively. It is observed that all the SMs achieve ZVS turning-ON (note that S_{p1} and S_{p2} indicate the upper and lower switches in the primary-side SMs, respectively; S_{s1} and S_{s2} indicate the upper and lower switches in the secondary-side SMs, respectively) for all three operating conditions, as shown in the bottom waveforms of Fig. 18. Furthermore, the average value of i_{ap} in Fig. 18(c) is 33.1 A, revealing that the transferred power $P_t = 51.7$ kW is achieved at $V_{\text{dc1}} = 1.56$ kV, while the maximum value of P_t is only 46.0 kW with the same parameters under the conventional Q2L modulation. It validates the effectiveness of the proposed AQ2L modulation in boosting the power transfer capability at low voltage.

Experimental waveforms of the balanced SM capacitor voltages under the proposed AQ2L modulation are shown in Fig. 19. At $V_{\text{dc1}} = 2.6$ kV and $P_t = 50.4$ kW, the drain-source voltages of the lower switch in the three primary-side SM $v_{\text{DSp2_sm1}}$, $v_{\text{DSp2_sm2}}$, and $v_{\text{DSp2_sm3}}$ with the same high-level magnitude shown in Fig. 19(a) reflect the well-balanced SM capacitor voltages, i.e., v_{psm1} , v_{psm2} , and v_{psm3} . From the enlarged waveform in Fig. 19(a), the staggered dwell time t_d between $v_{\text{DSp2_sm1}}$, $v_{\text{DSp2_sm2}}$, and $v_{\text{DSp2_sm3}}$ can also be observed, which is used for the balancing control of SM capacitor voltages. Similarly, the waveforms in Fig. 19(b) and (c) also demonstrate the well-balanced SM capacitor voltages at the operating conditions of $V_{\text{dc1}} = 2.08$ kV, $P_t = 54.1$ kW and $V_{\text{dc1}} = 1.56$ kV, $P_t = 51.7$ kW, respectively.

Transient experimental waveforms of the compact MMDC under the proposed AQ2L modulation are illustrated in Fig. 20. As shown in Fig. 20(a), when the load power of the compact




Fig. 20. Load stepping of the compact MMDC under the proposed AQ2L modulation. (a) Transient experimental waveforms for stepping up from $P_t = 32.5$ kW to $P_t = 40.6$ kW at $V_{\text{dc1}} = 2.08$ kV. (b) Transient experimental waveforms for stepping up from $P_t = 40.6$ kW to $P_t = 54.1$ kW at $V_{\text{dc1}} = 2.08$ kV.

MMDC steps up from $P_t = 32.5$ kW to $P_t = 40.6$ kW at $V_{\text{dc1}} = 2.08$ kV, the MV bus voltage V_{dc1} exhibits a slight drop and recovers to the steady state after about 100 ms, showing no current spike. Similarly, the load power steps up from $P_t = 40.6$ kW to $P_t = 54.1$ kW at $V_{\text{dc1}} = 2.08$ kV in Fig. 20(b), where the transient process also has a smooth transition and sustains about 100 ms.

Overall, the abovementioned experimental results confirm the advantages and effectiveness of the proposed AQ2L modulation in saving the number of SMs, realizing ZVS, and improving the power transfer capability.

V. CONCLUSION

An AQ2L modulation for the compact MMDC is proposed in this article to enable the asymmetrical duty cycle control of SMs. With the proposed AQ2L modulation, the SM capacitor voltage can be flexibly controlled to fulfill the performance requirements under different operating conditions.

As the MV bus voltage is high, the maximum SM capacitor voltage is restricted by the AQ2L modulation at the expense of the moderate increase in SM current stress, thus reducing the required SM number and lowering the converter size. As the MV bus voltage is low, the SM capacitor voltage is boosted to increase the excitation voltage amplitude of the MFT, thus effectively enhancing the power transfer capability of the converter.

In the case study, with the proposed AQ2L modulation, the compact MMDC provides a saving of about 16% in the SM number without increasing the power device current rating, and a smaller SM capacitance is required. Meanwhile, it achieves favorable transferred power flatness over a wide voltage range. Besides, the compact MMDC under the proposed AQ2L modulation exhibits a comparable ZVS region to that under conventional Q2L modulation, but achieves lower power loss since fewer SMs are used, which implies less conduction losses. All the abovementioned enhancements promote the compact MMDC to achieve a smaller size, making it particularly suitable for the applications with a wide voltage range and high space cost.

REFERENCES

- [1] L. Xu et al., "A review of DC shipboard microgrids—Part II: Control architectures, stability analysis, and protection schemes," *IEEE Trans. Power Electron.*, vol. 37, no. 4, pp. 4105–4120, Apr. 2022.
- [2] M. T. Fard, J. He, H. Huang, and Y. Cao, "Aircraft distributed electric propulsion technologies—A review," *IEEE Trans. Transport. Electric.*, vol. 8, no. 4, pp. 4067–4090, Dec. 2022.
- [3] L. Camurca, T. Pereira, F. Hoffmann, and M. Liserre, "Analysis, limitations, and opportunities of modular multilevel converter-based architectures in fast charging stations infrastructures," *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10747–10760, Sep. 2022.
- [4] B. Li, J. Liu, Z. Wang, S. Zhang, and D. Xu, "Modular high-power DC-DC converter for MVDC renewable energy collection systems," *IEEE Trans. Ind. Electron.*, vol. 68, no. 7, pp. 5875–5886, Jul. 2021.
- [5] X. Zhao et al., "DC solid state transformer based on three-level power module for interconnecting MV and LV DC distribution systems," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 1563–1577, Feb. 2021.
- [6] B. Zhao, Q. Song, J. Li, W. Liu, G. Liu, and Y. Zhao, "High-frequency-link DC transformer based on switched capacitor for medium-voltage DC power distribution application," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 4766–4777, Jul. 2016.
- [7] Y. Chen and Y. Zhang, "Active damping of DC transformer with ISOP structure based on impedance reshaping," in *Proc. IEEE Energy Convers. Congr. Expo. Conf.*, 2023, pp. 1339–1343.
- [8] D. Tatusch, A. Gorodnichev, D. Haake, F. Schnabel, J. Friebe, and M. Jung, "Hardware and control design considerations for a mobile 1 MW input-series output-parallel (ISOP) DC-DC converter in medium voltage range," in *Proc. IEEE Energy Convers. Congr. Expo. Conf.*, 2021, pp. 561–567.
- [9] T. Lüth, M. M. C. Merlin, T. C. Green, F. Hassan, and C. D. Barker, "High-frequency operation of a DC/AC/DC system for HVDC applications," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4107–4115, Aug. 2014.
- [10] Y. Chen, S. Zhao, Z. Li, X. Wei, and Y. Kang, "Modeling and control of the isolated DC-DC modular multilevel converter for electric ship medium voltage direct current power system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 124–139, Mar. 2017.
- [11] B. Zhao, Q. Song, J. Li, Y. Wang, and W. Liu, "Modular multilevel high-frequency-link DC transformer based on dual active phase-shift principle for medium-voltage DC power distribution application," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1779–1791, Mar. 2017.
- [12] S. Zhao, Y. Chen, and L. Peng, "Semiconductor loss calculation of DC-DC modular multilevel converter for HVDC interconnections," *High Voltage*, vol. 3, no. 4, pp. 263–271, 2018.
- [13] B. Zhao, Q. Song, J. Li, Y. Wang, and W. Liu, "High-frequency-link modulation methodology of DC-DC transformer based on modular multilevel converter for HVDC application: Comprehensive analysis and experimental verification," *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3413–3424, May 2017.
- [14] M. Mehrabankhomartash, S. Yin, R. P. Kandula, D. Divan, and M. Saedifard, "Analysis and design guidelines of the isolated modular multilevel DC-DC converter with the impact of magnetizing inductance," *IEEE Trans. Ind. Electron.*, vol. 70, no. 12, pp. 11911–11922, Dec. 2023.
- [15] H. Saedifard and A. Yazdani, "Modeling and soft-switching operation of an isolated modular-multilevel-converter-based DC-DC converter," in *Proc. IEEE Energy Convers. Congr. Expos. Conf.*, 2022, pp. 1–8.
- [16] S. Yin, M. Mehrabankhomartash, D. Divan, and M. Saedifard, "A power boost technique for the isolated modular multilevel DC-DC converter based on sub-module capacitor voltages ripple," in *Proc. IEEE Appl. Power Electron. Conf. Expo. Conf.*, 2023, pp. 48–55.
- [17] Z. Xing, X. Ruan, H. You, X. Yang, D. Yao, and C. Yuan, "Soft-switching operation of isolated modular DC/DC converters for application in HVDC grids," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2753–2766, Apr. 2016.
- [18] H. Jin, W. Chen, Y. Xie, L. Shu, and Y. Xu, "Asymmetric trapezoidal wave modulation of modular multilevel resonant DC/DC converter for current stress optimization," *IEEE Trans. Power Electron.*, vol. 38, no. 7, pp. 8499–8512, Jul. 2023.
- [19] S. Yin, Z. Zeng, S. Debnath, and M. Saedifard, "Modeling and ZVS operation of the isolated modular multilevel DC-DC converter with a unified trapezoidal wave modulation," *IEEE Trans. Power Electron.*, vol. 39, no. 7, pp. 8306–8322, Jul. 2024.
- [20] Y. Qiao, X. Zhang, X. Xiang, X. Yang, and T. C. Green, "Trapezoidal current modulation for bidirectional high-step-ratio modular DC-DC converters," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3402–3415, Apr. 2020.
- [21] W. Cui, S. Shao, J. Zhang, Y. Li, and J. Zhang, "Bidirectional modular multilevel resonant DC-DC converter for medium voltage power conversion," in *Proc. IEEE Energy Convers. Congr. Expo. Conf. Proc.*, 2020, pp. 4380–4385.
- [22] W. Cui, S. Shao, T. Wu, W. Chen, and J. Zhang, "A bidirectional modular multilevel resonant DC-DC converter for wide voltage range medium-voltage power conversion," *IEEE Trans. Power Electron.*, vol. 38, no. 10, pp. 12743–12756, Oct. 2023.
- [23] Z. Lu, L. Lin, X. Wang, and C. Xu, "LLC-MMC resonant DC-DC converter: Modulation method and capacitor voltage balance control strategy," in *Proc. IEEE Appl. Power Electron. Conf. Expo. Conf.*, 2020, pp. 2056–2061.
- [24] S. Shao et al., "A modular multilevel resonant DC-DC converter," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 7921–7932, Aug. 2020.
- [25] S. Fan et al., "Inherent SM voltage balance for multilevel circulant modulation in modular multilevel DC-DC converters," *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 1352–1368, Feb. 2022.
- [26] S. Fan et al., "Optimal circulant modulation for submodule voltage ripple minimization with inherent balancing capability in modular multilevel DC-DC converters," *IEEE Trans. Power Electron.*, vol. 39, no. 1, pp. 784–798, Jan. 2024.
- [27] I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed, D. Holliday, and B. W. Williams, "Quasi two-level operation of modular multilevel converter for use in a high-power DC transformer with DC fault isolation capability," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 108–123, Jan. 2015.
- [28] I. A. Gowaid, G. P. Adam, S. Ahmed, D. Holliday, and B. W. Williams, "Analysis and design of a modular multilevel converter with trapezoidal modulation for medium and high voltage DC-DC transformers," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5439–5457, Oct. 2015.
- [29] S. Milovanovic and D. Dujic, "Comprehensive analysis and design of a quasi two-level converter leg," *CPSS Trans. Power Electron. Appl.*, vol. 4, no. 3, pp. 181–196, 2019.
- [30] C. Sun, J. Zhang, Y. Chang, G. Shi, and X. Cai, "Wide voltage range operation of isolated modular multilevel DC-DC converter," in *Proc. 41st Annu. Conf. IEEE Ind. Electron. Soc. Conf.*, Nov. 2015, pp. 004953–004958.
- [31] Y. Shi and H. Li, "Isolated modular multilevel DC-DC converter with DC fault current control capability based on current-fed dual active bridge for MVDC application," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2145–2161, Mar. 2018.
- [32] H. Wang, G. Yang, F. Xiao, and X. Fan, "Wide-range operation optimization strategy of bidirectional energy storage converter for 10 kV medium voltage DC integrated power system," *IEEE Trans. Transport. Electric.*, vol. 10, no. 2, pp. 4604–4615, Jun. 2024.
- [33] G. Abeynayake, G. Li, T. Joseph, J. Liang, and W. Ming, "Reliability and cost-oriented analysis, comparison and selection of multi-level MVdc converters," *IEEE Trans. Power Del.*, vol. 36, no. 6, pp. 3945–3955, Dec. 2021.
- [34] Z. Guo, R. Yu, W. Xu, X. Feng, and A. Q. Huang, "Design and optimization of a 200-kW medium-frequency transformer for medium-voltage SiC PV inverters," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10548–10560, Sep. 2021.
- [35] C. Zhu, "High-efficiency, medium-voltage-input, solid-state-transformer-based 400-kW/1000 V/400 A extreme fast charger for electric vehicles," Delta Electron. Americas Ltd., Livonia, MI, USA, Rep. no. EE-0008361, 2023.

- [36] J. Huber, P. Wallmeier, R. Pieper, F. Schafmeister, and J. W. Kolar, "Comparative evaluation of MVAC-LVDC SST and hybrid transformer concepts for future datacenters," in *Proc. Int. Power Electron. Conf.*, 2022, pp. 2027–2034.
- [37] Y. Chen, Y. Cui, X. Wang, X. Wei, and Y. Kang, "Design and implementation of the low computational burden phase-shifted modulation for DC-DC modular multilevel converter," *IET Power Electron.*, vol. 9, no. 2, pp. 256–269, 2016.
- [38] P. A. Gray, N. J. B. Hosein, X. Lan, and P. W. Lehn, "A bidirectional current-fed isolated MMC with partial soft-switching for high step ratio DC-DC applications," *IEEE Trans. Power Electron.*, vol. 39, no. 7, pp. 8281–8292, Jul. 2024.
- [39] R. Li, W. Chen, S. Shao, H. Jin, L. Shu, and S. Gao, "A novel hybrid DC transformer combining modular multilevel converter structure and series-connected semiconductor switches," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 5699–5713, May 2022.
- [40] N. Parida and A. Das, "Modular multilevel DC-DC power converter topology with intermediate medium frequency AC stage for HVDC tapping," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2783–2792, Mar. 2021.
- [41] H. Jin, W. Chen, and Y. Wang, "A series-arm modular multilevel DC/DC converter with variable duty cycle quasi-square-wave modulation for ZVS operation," *IEEE Trans. Power Electron.*, vol. 39, no. 10, pp. 12185–12199, Oct. 2024.
- [42] L. Baruschka, D. Karwatzki, M. von Hofen, and A. Mertens, "A new modular multilevel AC/DC converter topology applied to a modular multilevel DC/DC converter," in *Proc. 16th Eur. Conf. Power Electron. Appl. Conf.*, 2014, pp. 1–10.
- [43] X. Zhang, M. Tian, X. Xiang, J. Pereda, T. C. Green, and X. Yang, "Large step ratio input-series-output-parallel chain-link DC-DC converter," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4125–4136, May 2019.
- [44] X. Xiang et al., "Resonant modular multilevel DC-DC converters for both high and low step-ratio connections in MVDC distribution systems," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 7625–7640, Jul. 2021.
- [45] G. Zheng, Y. Chen, and Y. Kang, "Trapezoidal current modulation for a compact DC modular multilevel converter with ZVS of submodules and ZCS of voltage-balancing circuits," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 10986–10992, Oct. 2021.
- [46] C. A. Reusser, H. A. Young, J. R. Perez Osses, M. A. Perez, and O. J. Simmonds, "Power electronics and drives: Applications to modern ship propulsion systems," *IEEE Ind. Electron. Mag.*, vol. 14, no. 4, pp. 106–122, Dec. 2020.
- [47] S. Ko, Y.-K. Son, and S.-K. Sul, "Variable DC voltage shipboard power system with permanent magnet generator and diode front end," *IEEE Trans. Transport. Electrific.*, vol. 8, no. 3, pp. 3534–3545, Sep. 2022.
- [48] M. A. Bahmani, T. Thiringer, and M. Kharezy, "Design methodology and optimization of a medium-frequency transformer for high-power DC-DC applications," *IEEE Trans. Ind. Appl.*, vol. 52, no. 5, pp. 4225–4233, Sep./Oct. 2016.
- [49] K. Venkatachalam, C. Sullivan, T. Abdallah, and H. Tacca, "Accurate prediction of ferrite core loss with nonsinusoidal waveforms using only Steinmetz parameters," in *Proc. IEEE Workshop Comput. Power Electron. Conf.*, 2002, pp. 36–41.
- [50] J. E. Huber and J. W. Kolar, "Volume/weight/cost comparison of a 1MVA 10 kV/400 V solid-state against a conventional low-frequency distribution transformer," in *Proc. IEEE Energy Convers. Cong. Expo. Conf.*, 2014, pp. 4545–4552.
- [51] T. Friedli and J. W. Kolar, "A semiconductor area based assessment of AC motor drive converter topologies," in *Proc. 24th Annu. IEEE Appl. Power Electron. Conf. Expo. Conf.*, 2009, pp. 336–342.
- [52] J. A. Anderson, G. Zulauf, J. W. Kolar, and G. Deboy, "New figure-of-merit combining semiconductor and multi-level converter properties," *IEEE Open J. Power Electron.*, vol. 1, pp. 322–338, 2020.
- [53] J. Richmond, M. Das, S. Leslie, A. Agarwal, B. Hull, and J. Palmour, "Roadmap for megawatt class power switch modules utilizing large area silicon carbide MOSFETs and JBS diodes," in *Proc. IEEE Energy Convers. Congr. Expo. Conf.*, 2009, pp. 106–111.
- [54] S. Shao, M. Jiang, J. Zhang, and X. Wu, "A capacitor voltage balancing method for a modular multilevel DC transformer for DC distribution system," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3002–3011, Apr. 2018.
- [55] B. Li et al., "Closed-loop precharge control of modular multilevel converters during start-up processes," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 524–531, Feb. 2015.



Lupeng Tong received the B.S. degree in electrical engineering in 2019 from the Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include high-power modular multilevel converters for medium-voltage applications.



Yu Chen (Member, IEEE) received the B.S. degree in electrical engineering and automation and the Ph.D. degree in power electronics and power drives from the School of Electrical and Electronic Engineering, Huazhong University of Science and Technology (HUST), Wuhan, China, in 2006 and 2011, respectively.

From 2008 to 2009, he was an Intern with GE Global Research Center, Shanghai, China. In September 2011, he joined HUST as a Lecturer. In 2014 and 2020, he was promoted to an Associate Professor and

a Full Professor, respectively. His research interests include the modular and intelligent power electronics and their applications on industrial applications and renewable power system.



Congzhi Cheng received the B.S. and M.S. degrees in electrical engineering in 2018 and 2021, respectively, from the Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include isolated dc-dc converters.



Changqi Yu received the B.S. degree in electrical engineering in 2022 from the Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the M.S. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include the design of power electronic converters based on large language models (LLMs).



Yi Shang received the B.S. degree in electrical engineering in 2022 from the Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the M.S. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include high-frequency magnetic components and high power density power converters.



Yong Kang (Fellow, IEEE) was born in Hubei Province, China, in 1965. He received the B.E., M.E., and Ph.D. degrees in power electronics from the Huazhong University of Science and Technology (HUST), Wuhan, China, in 1988, 1991, and 1994, respectively.

In 1994, he joined the Huazhong University of Science and Technology, where he became a Lecturer and became an Associate Professor in 1996 and a Full Professor in 1998. He is the author of more than 300 technical papers. His research interests include power

electronic converters, ac drivers, electromagnetic compatibility, digital control techniques, and WBG device packaging and applications.