





Letters

Adjustable Virtual Impedance via Anti-windup Method for Enhancing Transient Stability and Grid-Forming Capability Under Current Limiting Conditions

Seongyeon Kim , Ki-Hyun Kim , Graduate Student Member, IEEE, Shenghui Cui ,
and Jae-Jung Jung , Member, IEEE

Abstract—This letter presents a novel method to enhance the transient stability and grid forming (GFM) capability under current limiting conditions. The proposed method employs dual-loop vector voltage control with a back-calculation anti-windup strategy, using adjustable gain to modify the reactance-to-resistance ratio of the equivalent virtual impedance. The method ensures seamless operation during transitions between normal and abnormal grid conditions while significantly improving transient stability and GFM capability. Theoretical analysis has been validated through 2-kVA-scale experiments, demonstrating the effectiveness of the proposed method.

Index Terms—Anti-windup, current limitation, grid forming (GFM), transient stability, virtual impedance.

I. INTRODUCTION

THE grid-forming voltage-source converters (GFM-VSCs) are controlled as voltage sources behind an impedance, capable of independently establishing system voltage and frequency. Such voltage-source operation can lead to overcurrent depending on external grid conditions. Besides, GFM-VSCs are composed of semiconductor devices, requiring specific overcurrent management techniques essential for reliable operation [1]. The GFM-VSC typically achieves current limitation during abnormal grid events, such as voltage dips or phase angle jumps, by emulating the magnitude and phase angle of the virtual impedance, referred to as the virtual impedance method (VIM) [2].

Received 8 October 2024; revised 12 November 2024 and 13 December 2024; accepted 27 December 2024. Date of publication 6 January 2025; date of current version 26 February 2025. This work was supported in part by the Korea Institute of Energy Technology Evaluation and Planning (KETEP) and the Ministry of Trade, Industry and Energy (MOTIE), Korea Government, under Grant RS-2023-00233148 (Development of grid-forming topology and inverter core technology for grid access to distributed energy resources), and in part by the KETEP and the MOTIE, Korea Government, under Grant 20210501010020. (Corresponding author: Jae-Jung Jung.)

Seongyeon Kim, Ki-Hyun Kim, and Jae-Jung Jung are with the School of Electronic and Electrical Engineering, Kyungpook National University, Daegu 41566, South Korea (e-mail: jarrymark@knu.ac.kr; rlarlgus5615@knu.ac.kr; jj.jung@knu.ac.kr).

Shenghui Cui is with the Department of Electrical and Computer Engineering and SNU Electric Power Research Institute, Seoul National University, Seoul 08826, South Korea (e-mail: cuish@snu.ac.kr).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2025.3525649>.

Digital Object Identifier 10.1109/TPEL.2025.3525649

During grid faults that lead to current limitation, aligning the phase angle of the virtual impedance with that of grid impedance can maximize the GFM capability within the permissible limits [3]. In this study, GFM capability refers to the ability to provide grid services, such as inertia power during frequency changes, active phase jump power during phase angle jump faults, and reactive fault current during voltage dip faults. Also, when large disturbances, such as voltage dips and phase angle jumps, occur, emulating the virtual impedance to be more inductive enhances the transient stability of the GFM-VSC [4]. This indicates that if the phase angle of the virtual impedance is appropriately emulated, the GFM-VSC can significantly improve transient stability and GFM capability.

When achieving current limitation through the VIM, the current is indirectly limited by modifying the existing voltage reference to a new one that subtracts the voltage drop caused by the virtual impedance. However, the VIM has two main issues [5], [6]. First, the VIM achieves current limitation under the assumption that the reduced voltage reference can be tracked quickly; however, due to the relatively low bandwidth of the voltage controller, temporary overcurrent beyond the current limit occurs both immediately after the fault and right after fault clears. Second, when selecting the magnitude of the virtual impedance for current limiting, there is a tradeoff between current limiting capability and stability. In contrast, directly limiting the current reference (e.g., using a circular current limiter) not only resolves these issues but is generally considered a more intuitive and effective approach for overcurrent management.

Therefore, this letter applies dual-loop vector voltage (DLVV) control [7], which includes a cascaded configuration of a voltage controller and a current controller using proportional–integral controllers, along with a circular current limiter. This control ensures that the point of common coupling (PCC) voltage tracks the voltage reference without the steady-state error under normal conditions. However, this method can cause windup in the integrator of the outer loop, namely, the voltage controller, during current limitation, making the implementation of an anti-windup method essential. The anti-windup method can be categorized into two main strategies: one that freezes the operation of the integrator during saturation and other that feeds back the windup error to the integrator during the same state [8]. The first strategy involves maintaining the output of the integrator in the voltage




Fig. 1. Equivalent single-line circuit diagram of a grid-connected GFM-VSC.

controller at zero during current limitation. It has been revealed in the literature that when this method is employed, the DLVV control with the circular current limiter is equivalently modeled as a pure virtual resistor under current limiting conditions [9]. However, when it is equivalent to a pure virtual resistor, the transient stability and GFM capability may not be fully achieved, as previously described. To overcome these challenges, this letter employs the back-calculation anti-windup (BCAW) method in the control loop, which prevents integrator windup by using the difference between the saturated control signal and the original unsaturated signal from the voltage controller output before passing through the current limiter. This letter proposes a new approach that uses adjustable back-calculation gain as an additional control degree of freedom. This approach allows for the independent adjustment of the phase angle (or reactance-to-resistance (X/R) ratio) of the equivalently modeled virtual impedance for current limitation, thereby enhancing the transient stability and GFM capability. Note that these methods do not directly emulate the virtual impedance; rather, the voltage controller with BCaw and the circular current limiter is equivalently modeled as an adjustable virtual impedance without requiring any control mode switching.

II. BACKGROUND THEORY ON TRANSIENT STABILITY AND GFM CAPABILITY CONSIDERING CURRENT CONSTRAINTS

A. Equivalent Circuit Model of Current Limiting Control

Fig. 1 shows the general single-line circuit diagram of a grid-connected GFM-VSC. E_{ref} , V_o , V_g , i_o , R_g , and X_g represent the reference value of the electromotive force, the PCC voltage, the grid voltage, the converter-side current of the GFM-VSC, the grid resistance, and the grid reactance, respectively. R_{eq} and X_{eq} represent the equivalent virtual resistance and reactance, respectively, and can be introduced to describe the current limiting algorithm. The VIM can be directly expressed as R_{eq} and X_{eq} in Fig. 1, and even the circular current limiter, used independently, can also be mathematically expressed as changes in R_{eq} and X_{eq} shown in Fig. 1. In other words, since the current limiting algorithm can be mathematically modeled as an equivalent virtual impedance, the impact of the current limiting algorithm on the transient stability and GFM capability can be analyzed through the equivalent virtual impedance values of the circuit in Fig. 1 during current limitation.

B. Impact of Virtual Impedance on Transient Stability and GFM Capability

In this section, the relationship between the phase angle of the virtual impedance and both transient stability and GFM




Fig. 2. Phasor diagram of a grid-connected GFM-VSC. (a) Under normal conditions. (b) Under current limiting conditions when $\angle(R_{eq} + jX_{eq}) \neq \angle(R_g + jX_g)$. (c) Under current limiting conditions when $\angle(R_{eq} + jX_{eq}) = \angle(R_g + jX_g)$.




Fig. 3. Influence of the X/R ratio of the virtual impedance on P - δ curve under current limiting conditions.

capability is discussed. The smaller the change in the PCC voltage between the prefault and during-fault states, the greater the GFM capability under fault conditions [10]. In [3], it is shown that as $\angle(R_{eq} + jX_{eq})$ approaches $\angle(R_g + jX_g)$, the variation in the PCC voltage decreases, as shown in Fig. 2. Moreover, it has been mathematically proven that when $\angle(R_{eq} + jX_{eq})$ is equal to $\angle(R_g + jX_g)$, the change in the PCC voltage is minimized, as illustrated in Fig. 2(c). In conclusion, when a voltage dip fault occurs, the reactive fault current contribution is maximized at $\angle(R_{eq} + jX_{eq}) = \angle(R_g + jX_g)$, and similarly, when a grid phase angle jump fault occurs, the active phase jump power is also maximized under the same condition.

Fig. 3 illustrates the influence of the X/R ratio of the virtual impedance on P - δ curve for current limitation. The grid reactance and resistance used for the plot in Fig. 3 are 0.1 and 0.02 p.u., respectively, and δ represents the power angle, which is the angle difference between E_{ref} and V_g . The voltage dip withstand capability of the GFM-VSC can be qualitatively analyzed using the energy function method [11]. Using this method, the region of attraction, i.e., the stability boundary at the operating point, can be determined, as shown in Fig. 4. Fig. 4 shows the influence of the X/R ratio of the virtual impedance on the region of attraction boundary (stability boundary). For an X/R ratio of 5, the stability boundary is significantly larger than that for an X/R ratio of 1, indicating improved robustness in terms of voltage dip

$$R_{\text{eq}} + jX_{\text{eq}} = \frac{(1-c)(j\omega + K_a^V K_I^V)}{j\omega c K_P^V + c K_I^V}. \quad (5)$$

From (5), it can be observed that when the circular current limiter is not triggered (i.e., $c = 1$), $\mathbf{E}_{\text{ref}dq} = \mathbf{V}_{\text{od}dq}$ and $R_{\text{eq}} + jX_{\text{eq}} = 0$, which is mathematically consistent with the behavior when current limitation is not active. When the current limiter is active (i.e., $c < 1$), setting K_P^V to zero during the current limiting period yields the equivalent virtual impedance as follows:

$$R_{\text{eq}} + jX_{\text{eq}}|_{K_P^V=0} = \frac{(1-c)K_a^V}{c} + j\omega \frac{(1-c)}{c K_I^V} \quad (6)$$

where ω and K_I^V are known values obtained from the controller. Note that while adjusting K_P^V to values other than zero allows the virtual impedance to be capacitive as well as inductive, in this analysis, K_P^V is set to zero for simplicity of implementation and because the focus is on emulating an inductive virtual impedance. The X/R ratio σ of the equivalent impedance can be calculated as shown in (7) using X_{eq} and R_{eq} from (6). Then, by expressing K_a^V in terms of σ , the value of K_a^V needed to emulate the equivalent virtual impedance with the desired X/R ratio σ can also be derived as

$$\sigma = \frac{\omega}{K_I^V K_a^V} \rightarrow K_a^V = \frac{\omega}{K_I^V \sigma}. \quad (7)$$

This suggests that the DLVV control with the circular current limiter can be equivalently modeled as a virtual impedance with a desired X/R ratio σ , utilizing the degrees of freedom provided by K_a^V . Consequently, the proposed control can enhance both the transient stability and GFM capability, as described in Section II. Furthermore, this approach allows the controller to maintain smooth operation without reinitialization, even after fault recovery, thus avoiding undesirable transient behavior as the system returns to normal operation. Note that under normal conditions where $i_{\text{od}q}^{\text{ref}} - i_{\text{od}q}^{\text{ref}} = 0$ and $c = 1$, the BCACW term is inactive, and the equivalent virtual impedance is zero ($R_{\text{eq}} + jX_{\text{eq}} = 0$), which means that the cross-coupling compensation term does not exist. Under abnormal conditions, rather than resetting the integrator, only the proportional gain K_P^V is set to zero, while the back-calculation gain K_a^V is adjusted. As a result, the proposed method achieves seamless transitions between normal and abnormal operating conditions. In addition, the proposed method automatically determines the magnitude of the equivalent virtual impedance through the circular current limiter, as shown in (6), to ensure that the output current does not exceed the set value of I_{lim} during the current limiting period.

IV. EXPERIMENTAL RESULTS

To validate the theoretical analysis of the proposed method, 2-kVA downscaled experiments were conducted. The grid reactance and resistance are 0.2 p.u. and 0.04 p.u., respectively, yielding a grid X/R ratio of 5. In addition, I_{lim} was set to 1.2 p.u., and P_{ref} was set at 1 p.u. The detailed parameters are provided in Table I.

Figs. 6 and 7 present experimental results when the grid voltage drops from 1 to 0.2 p.u. for 300 ms, with the X/R ratios

TABLE I
EXPERIMENTAL PARAMETERS

SYMBOL	DESCRIPTION	VALUE
V_g	Grid voltage (line to line)	220 V
f_g	Grid frequency	60 Hz
R_g, L_g	Grid impedance value	1 Ω , 12 mH
S	Rated power of the VSC	2 kVA
E_{ref}	Voltage reference	1.08 p.u.
P_{ref}	Active power reference	2 kW
L_f, C_f	LC filter values	2 mH, 10 μF
K_P^V, K_I^V	Voltage control P and I gains	0.1 p.u., 50 p.u.
K_P^I, K_I^I	Current control P and I gains	4 p.u., 50 p.u.
H	Inertia time constant	1 s
I_{lim}	Maximum allowable current	1.2 p.u.
f_{sw}	Switching frequency	15 kHz




Fig. 6. Experimental results when the grid voltage drops from 1 to 0.2 p.u. for 300 ms with the X/R ratio of the equivalent impedance being 2. (Case I: $K_a^V \approx 3.77$ and $K_I^V = 50$).

of the equivalent virtual impedance being 2 (see Case I) and 0.3 (see Case II), respectively. Therefore, θ_z^I is approximately 63° in Case I, and θ_z^{II} is approximately 16° in Case II. Here, θ_z refers to the phase angle of the equivalent virtual impedance [i.e., $\theta_z = \tan^{-1}(\sigma)$]. The X/R ratio of the grid impedance is 5, corresponding to θ_z^g being approximately 78° . Consequently, θ_z^I is closer to θ_z^g than θ_z^{II} , indicating that Case I maintains a voltage closer to the prefault voltage-source operation (i.e., near the maximum GFM capability) during a fault compared with Case II. During the voltage dip fault, Case I shows that the GFM-VSC outputs 1 p.u. of q -axis current, as shown in Fig. 6, whereas Case II outputs only 0.5 p.u. of q -axis current, as shown in Fig. 7. In addition, it can be observed that Case I




Fig. 7. Experimental results when the grid voltage drops from 1 to 0.2 p.u. for 300 ms with the X/R ratio of the equivalent impedance being 0.3. (Case II: $K_a^V \approx 25.13$ and $K_I^V = 50$).




Fig. 8. Experimental results with a 40° grid phase angle jump when the X/R ratio of the equivalent impedance is 3. (Case III: $K_a^V \approx 2.51$ and $K_I^V = 50$).

demonstrates greater robustness in maintaining synchronization after the voltage dip fault compared with Case II, due to the higher X/R ratio of the equivalent virtual impedance.

Figs. 8 and 9 present experimental results when a 40° grid phase angle jump is applied, with the X/R ratios of the equivalent virtual impedance being 3 (see Case III) and 1 (see Case IV),




Fig. 9. Experimental results with a 40° grid phase angle jump when the X/R ratio of the equivalent impedance is 1. (Case IV: $K_a^V \approx 7.54$ and $K_I^V = 50$).

respectively. Therefore, θ_z^{III} is approximately 71° in Case III and θ_z^{IV} is 45° in Case IV. Consequently, θ_z^{III} is closer to θ_z^g compared to θ_z^{IV} . As shown in Figs. 8 and 9, Case IV loses synchronization after the grid phase angle jump, unlike Case III, due to the lower X/R ratio of the virtual impedance.

The experimental results demonstrated that the proposed method operates correctly across four distinct equivalent impedances with varying X/R ratios while achieving a current limit of 1.2 p.u. Furthermore, in the prefault condition, there is no equivalent virtual impedance, resulting in $E_{\text{ref}a} - V_{oa} = 0$. However, after the fault occurs, the phase angle difference between $E_{\text{ref}a} - V_{oa}$ and i_{oa} , corresponding to each θ_z , can be observed. This observation confirms that seamless transitions between normal and abnormal conditions are achieved.

V. CONCLUSION

This letter proposed a method to enhance the transient stability and GFM capability under current limiting conditions. The proposed method utilizes the back-calculation gain in anti-windup as an additional degree of freedom. This allows the phase angle of the equivalent virtual impedance to adapt to fault conditions, which can significantly improve transient stability and GFM capability. Furthermore, the proposed method operates seamlessly during transitions between normal and abnormal conditions without any control mode switching. Finally, the theoretical analysis has been validated through 2-kVA-scale experiments.

REFERENCES

- [1] R. Rosso, X. Wang, M. Liserre, X. Lu, and S. Engelken, "Grid-forming converters: Control approaches, grid-synchronization, and future trends—A review," *IEEE Open J. Ind. Appl.*, vol. 2, pp. 93–109, 2021.

- [2] T. Qoria, F. Gruson, F. Colas, G. Denis, T. Prevost, and X. Guillaud, "Critical clearing time determination and enhancement of grid-forming converters embedding virtual impedance as current limitation algorithm," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 8, no. 2, pp. 1050–1061, Jun. 2020.
- [3] H. Wu, X. Wang, and L. Zhao, "Design considerations of current-limiting control for grid-forming capability enhancement of VSCs under large grid disturbances," *IEEE Trans. Power Electron.*, vol. 39, no. 10, pp. 12081–12085, Oct. 2024.
- [4] Z. Zhang, R. Schuerhuber, L. Fickert, and G. Chen, "Reactive current response of grid-forming converters during low-voltage-ride-through: Analysis of test method impact," *IEEE Trans. Energy Convers.*, early access, 2024, doi: [10.1109/TEC.2024.3425912](https://doi.org/10.1109/TEC.2024.3425912).
- [5] B. Fan, T. Liu, F. Zhao, H. Wu, and X. Wang, "A review of current-limiting control of grid-forming inverters under symmetrical disturbances," *IEEE Open J. Power Electron.*, vol. 3, pp. 955–969, 2022.
- [6] T. Qoria, F. Gruson, F. Colas, X. Kestelyn, and X. Guillaud, "Current limiting algorithms and transient stability analysis of grid-forming VSCs," *Electr. Power Syst. Res.*, vol. 189, 2020, Art. no. 106726.
- [7] Y. Li et al., "Voltage stability and transient symmetrical fault current control of voltage-controlled MMCs," *IEEE Trans. Power Del.*, vol. 35, no. 5, pp. 2506–2516, Oct. 2020.
- [8] Y. Peng, D. Vrancic, and R. Hanus, "Anti-windup, bumpless, and conditioned transfer techniques for PID controllers," *IEEE Control Syst. Mag.*, vol. 16, no. 4, pp. 48–57, Aug. 1996.
- [9] B. Fan and X. Wang, "Equivalent circuit model of grid-forming converters with circular current limiter for transient stability analysis," *IEEE Trans. Power Syst.*, vol. 37, no. 4, pp. 3141–3144, Jul. 2022.
- [10] National Grid ESO, "GC0137: Minimum specification required for provision of GB grid forming (GBGF) capability (formerly virtual synchronous machine/VSM capability)," Nat. Grid Elect. Syst. Oper. Limited, London, U.K., Tech. Rep. GC0137, Nov. 2021.
- [11] Y. Zhang, C. Zhang, R. Yang, M. Molinas, and X. Cai, "Current-constrained power-angle characterization method for transient stability analysis of grid-forming voltage source converters," *IEEE Trans. Energy Convers.*, vol. 38, no. 2, pp. 1338–1349, Jun. 2023.