

# DC-Link Capacitance Online Estimation Based on Current Hybrid Reconstruction by Charge Equivalence for Boost PFC Converters

Desheng Qu<sup>1</sup>, Binxing Li<sup>1</sup>, *Member, IEEE*, Gaolin Wang<sup>1</sup>, *Senior Member, IEEE*, Baining Fu<sup>1</sup>, Qiwei Wang<sup>1</sup>, *Member, IEEE*, Yuan Yuan, and Dianguo Xu<sup>1</sup>, *Fellow, IEEE*

**Abstract**—The different operating modes of the boost power factor correction converter pose a challenge to accurately estimate dc-link capacitance across a wide power range. In order to meet the requirement of the mixed conduction mode (MCM) and the continuous conduction mode (CCM), an online estimation strategy of dc-link capacitance based on current hybrid reconstruction by charge equivalence is proposed. For obtaining the second harmonic component of capacitor current to estimate capacitance, the current reconstruction models are established in CCM and discontinuous conduction mode (DCM) within a switching cycle based on charge equivalence. By analyzing the effect of the voltage division of boost inductor internal resistance and the misjudgment of operating mode on the current reconstruction within a switching cycle, the capacitor current is reconstructed in different operating modes by the hybrid strategy based on error minimization. In this way, the estimation accuracy of dc-link capacitance can be improved across a wide power range without additional hardware and increasing sampling frequency. Finally, the effectiveness of the proposed strategy is verified on the experimental platform.

**Index Terms**—Boost power factor correction (PFC) converter, capacitor current reconstruction, electrolytic capacitor, online capacitance estimation, wide power range.

## I. INTRODUCTION

SINGLE-PHASE boost power factor correction (PFC) converters are extensively utilized in ac/dc systems due to their simple structure, lower cost, and higher efficiency [1], [2], [3], [4], [5], [6]. In order to balance power and stabilize output

voltage, the low-cost and high-capacity aluminum electrolytic capacitors are usually used on the dc side of the converter [7], [8], [9], [10]. In addition, the capacitance can also guide the design of voltage loop controller. However, aluminum electrolytic capacitors have become one of the weakest components in power electronic systems. According to the statistics, about 30% of converter failures are caused by the aging of electrolytic capacitors [11], [12], [13]. Therefore, in order to ensure the reliable operation of the system, it is necessary to estimate the status of electrolytic capacitors in boost PFC converters.

In recent years, lots of research has been conducted to achieve the state estimation of electrolytic capacitors. Adaptive filtering algorithms, such as the recursive least squares (RLS) algorithm [14], [15], [16], [17], the least mean squares algorithm [18], [19], [20], and the iterative least squares algorithm [21] are widely used. The capacitance and equivalent series resistance (ESR) are the important health indicators of electrolytic capacitors. Usually, once the capacitance decreases to 80% of the initial value or the ESR increases to twice the initial value, it is considered that the electrolytic capacitor has failed [13], [22], [23]. On this basis, the estimation methods of capacitor parameters can be divided into the offline methods, the quasi online methods, and the online methods. Among them, the online methods are currently research hotspots since they do not require dismantling capacitors or special testing conditions. For boost converters, based on the time scale, the online methods can be further divided into the wavelet transform methods, the steady-state ripple methods, and the capacitor charge-discharge methods.

The wavelet transform methods extract the frequency domain information of dc-link voltage at the time of power device shutdown to calculate ESR. In [16], an estimation strategy based on an improved hybrid model was proposed, which could simultaneously estimate the boost inductance and dc-link capacitance by the wavelet denoising (WTD) and the RLS algorithm. On the basis of WTD, the influence of sampling noise and voltage spikes was further considered [24]. In [25], the first derivative of Gaussian function was used as the wavelet basis, and the effect of different dc-link capacitance, boost inductance, switching devices, and loads on the accuracy of ESR estimation was discussed. In [26], an ESR estimation strategy based on compressive sensing and discrete wavelet transform was proposed to reduce the sampling frequency. However, in order to ensure

Received 25 June 2024; revised 30 September 2024; accepted 11 November 2024. Date of publication 14 November 2024; date of current version 28 January 2025. This work was supported in part by the Research Fund for the National Natural Science Foundation of China under Grant 52307198 and Grant 52125701, in part by the Fundamental Research Funds for the Central Universities, the Postdoctoral Fellowship Program of CPSF under Grant GZC20233437, in part by the Fellowship of China Postdoctoral Science Foundation under Grant 2024M754183, and in part by Heilongjiang Postdoctoral Financial Assistance under Grant LBH-Z23152. Recommended for publication by Associate Editor F. D. Freijedo. (*Corresponding author: Binxing Li.*)

Desheng Qu, Binxing Li, Gaolin Wang, Baining Fu, Qiwei Wang, and Dianguo Xu are with the School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin 150001, China (e-mail: 24b306009@stu.hit.edu.cn; lbx@hit.edu.cn; wgl818@hit.edu.cn; 23b906039@stu.hit.edu.cn; wqwhit@hit.edu.cn; xudiang@hit.edu.cn).

Yuan Yuan is with the Tianjin Research Institute of Electric Science Company Ltd., Tianjin 300000, China (e-mail: yuanyuan@tried.com.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3498332>.

Digital Object Identifier 10.1109/TPEL.2024.3498332

the estimation accuracy, the sampling frequencies are usually required to be higher, which is difficult to achieve in some platforms.

The steady-state ripple methods employ the ripples of dc-link voltage and capacitor current to estimate capacitance and ESR. The capacitor current could be obtained through additional sensor [27], [28]. The short time least square Prony's algorithm [27] and the short time Fourier transform [28] were used to estimate capacitance and ESR in the low and medium frequency ranges, respectively. In order to avoid the additional capacitor current sensor, the dc-link voltage was sampled at two specific moments during the line cycle to calculate capacitance and ESR [29]. In addition, the capacitor current could also be reconstructed according to the inductor current and switch state [17], [19]. In [17], the Kalman filter was used to estimate capacitance and ESR. In [19], capacitance was estimated in the on state, and ESR was calculated by the estimated capacitance in the off state. However, in order to obtain capacitor current information, the additional hardware or sampling times are usually required.

The capacitor charge-discharge methods use the charging and discharging process of dc-link capacitors to estimate capacitance, which require a lower sampling frequency but a longer estimation time. For the uncertain operating conditions such as the dynamic loads, an estimation strategy based on the transient charging profile was proposed, which calculated the change in the capacitor charge to estimate capacitance [20]. In [30], the load current was calculated based on the power balance, and capacitance could be estimated through the changes in the dc-link voltage and the capacitor current. In [31], the damping factor was used as a health standard for capacitors, and the variation of dc-link voltage was characterized by the zero-state response of a parallel resistor-inductor-capacitor circuit during the transient period. The sampling frequency was as low as one fortieth of the switching frequency, but the pretest was required to obtain the capacitance.

In summary, existing capacitors estimation strategies are usually confronted with challenges such as high sampling frequency, increased hardware costs, or complex algorithm implementation. In addition, the capacitance estimation strategies for an operating mode are difficult to meet the application requirements, because the boost PFC converter operates in mixed conduction mode (MCM) and continuous conduction mode (CCM) across a wide power range [32], [33], [34]. Therefore, it is necessary to conduct further in-depth research on capacitance estimation strategies with the low hardware requirements, the simple algorithm implementation, and the wide power range.

This article proposes an online estimation strategy of dc-link capacitance based on current hybrid reconstruction by charge equivalence for boost PFC converters, which has the strong adaptability across a wide power range. In order to avoid the additional current sensor, the reconstruction principle of capacitor current based on charge equivalence is revealed by the discrete Fourier transform (DFT). According to the current characteristics of different operating modes, the current reconstruction models are established in CCM and discontinuous conduction mode (DCM) within a switching cycle based on charge equivalence, respectively. Furthermore, the effect of the




Fig. 1. Topology of single-phase boost PFC converter.

voltage division of boost inductor internal resistance and the misjudgment of operating mode on the current reconstruction is analyzed within a switching cycle. Based on error minimization, the two current reconstruction strategies are integrated to improve the reconstruction accuracy of capacitor current across a wide power range. Finally, the effectiveness of the proposed strategy is verified on the experimental platform of permanent magnet compressor system driven by boost PFC converter.

## II. PROPOSED ONLINE CAPACITANCE ESTIMATION STRATEGY BASED ON CURRENT RECONSTRUCTION

The topology of single-phase boost PFC converter is shown in Fig. 1, and the capacitance can be calculated by the dc-link voltage and the capacitor current. At the second harmonic frequency of the grid, the ESR is much smaller than the capacitive reactance, so the capacitance  $C$  can be calculated as

$$C = \frac{1}{200\pi X_C} \approx \frac{I_{C_2}}{200\pi U_{dc_2}} \quad (1)$$

where  $X_C$  represents the capacitive reactance and  $U_{dc_2}$  and  $I_{C_2}$  represent the amplitudes of the second harmonic components of dc-link voltage and capacitor current, respectively.

According to (1), in order to calculate capacitance, the capacitor current information is necessary. But there are generally only the inductor current sensor, the rectifier voltage sensor, and the dc-link voltage sensor in the boost PFC converter. In order to avoid the additional current sensor, it is significant to reconstruct the capacitor current, and the amplitude of the second harmonic component of capacitor current  $I_{C_2}$  can be expressed as

$$I_{C_2} = I_{D_2} = \sqrt{\text{Re}[I_{D_2}]^2 + \text{Im}[I_{D_2}]^2} \quad (2)$$

where  $I_{D_2}$  represents the amplitude of the second harmonic component of diode current,  $I_{D_2}$  represents the phasor form of  $I_{D_2}$ ,  $\text{Re}[I_{D_2}]$  and  $\text{Im}[I_{D_2}]$  represent the real and imaginary parts of  $I_{D_2}$ , respectively.

As shown in Fig. 2, the DFT is used to analyze the second harmonic component of diode current within half a grid cycle. In Fig. 2,  $M$  represents the number of sample points for DFT within half a grid cycle, and  $P$  represents the number of sample points for DFT within a switching cycle defined by

$$P = \frac{T_s}{T_2} M = \frac{M}{N} \quad (3)$$




Fig. 2. DFT analysis for the second harmonic component of diode current.

where  $N$  represents the ratio of the half a grid cycle to the switching cycle,  $T_2$  and  $T_s$  represent the half a grid cycle and the switching cycle, respectively.

The real and imaginary parts of  $I_{D_2}$  can be expressed as

$$\begin{cases} \text{Re}[I_{D_2}] = \frac{2}{M} \sum_{m=0}^{M-1} i_D(m) \cos \frac{2\pi m}{M} \\ \text{Im}[I_{D_2}] = -\frac{2}{M} \sum_{m=0}^{M-1} i_D(m) \sin \frac{2\pi m}{M} \end{cases} \quad (4)$$

where  $i_D$  represents the diode current.

In addition,  $m = (n-1)N, (n-1)N+1, \dots, nN-1$  within the  $n$ th switching cycle. When the switching cycle is much smaller than the half a grid cycle, the following equation is approximately satisfied:

$$\begin{cases} \cos \frac{2\pi m}{M} = \cos \frac{2\pi m}{NP} \approx \cos \frac{2\pi(n-1)}{P} \\ \sin \frac{2\pi m}{M} = \sin \frac{2\pi m}{NP} \approx \sin \frac{2\pi(n-1)}{P} \end{cases} \quad (5)$$

According to (3), (4), and (5), the real and imaginary parts of  $I_{D_2}$  can be expressed as

$$\begin{cases} \text{Re}[I_{D_2}] = \frac{2}{M} \sum_{n=1}^N Q_D(n) \cos \frac{2\pi(n-1)}{P} \\ \text{Im}[I_{D_2}] = -\frac{2}{M} \sum_{n=1}^N Q_D(n) \sin \frac{2\pi(n-1)}{P} \end{cases} \quad (6)$$

where  $Q_D$  represents the amount of charge flowing through the diode within a switching cycle, which can be expressed as within the  $n$ th switching cycle

$$Q_D(n) = \sum_{m=(n-1)P}^{nP-1} i_D(m). \quad (7)$$

According to (2) and (6), when the switching frequency is much higher than twice the grid frequency, the second harmonic component of capacitor current can be accurately reconstructed by characterizing the amount of charge flowing through the diode within a switching cycle.

As a consequence, the proposed online estimation strategy of dc-link capacitance based on current hybrid reconstruction by charge equivalence is shown in Fig. 3. The strategy can be mainly divided into two parts: the capacitor current reconstruction and the dc-link capacitance calculation. Firstly, the diode current within a switching cycle is reconstructed based on the proposed hybrid strategy by charge equivalence. Then, the BPF and DFT




Fig. 3. Block diagram of the proposed online estimation of dc-link capacitance.

are used to extract the second harmonic components of the dc-link voltage and the capacitor current, respectively. Finally, the dc-link capacitance can be calculated according to (1).

### III. CAPACITOR CURRENT HYBRID RECONSTRUCTION IN DIFFERENT OPERATING MODES

For different operating modes, the continuous conduction reconstruction (CCR) strategy for CCM and the discontinuous conduction reconstruction (DCR) strategy for DCM within a switching cycle are proposed based on charge equivalence, respectively. By analyzing the effect of the voltage division of boost inductor internal resistance and the misjudgment of operating mode on the current reconstruction within a switching cycle, the hybrid reconstruction of capacitor current in different operating modes is achieved based on error minimization.

#### A. Single Switching Cycle Current Reconstruction in CCM

Considering the control timing of the boost PFC converter, the relationship between inductor current and diode current in CCM is shown in Fig. 4. The inductor current is sampled within the  $n$ th switching cycle, and the sampling value is updated at the beginning of the  $(n+1)$ th switching cycle. The duty cycle is calculated and the corresponding comparison value is generated within the  $(n+1)$ th switching cycle, the comparison value is updated at the beginning of the  $(n+2)$ th switching cycle, and the PWM is outputted within the  $(n+2)$ th switching cycle.

It can be seen that there is a switching cycle delay from the inductor current sampling to the sampling value update and from the duty cycle calculation to the PWM output, respectively.




Fig. 4. Relationship between the inductor current and the diode current in CCM.

Therefore, the amount of charge flowing through the diode in CCM  $Q_D^{CCM}$  within the  $n$ th switching cycle can be expressed as

$$Q_D^{CCM}(n) = i_{L_s}(n+1)[1 - d(n-1)]T_s \quad (8)$$

where  $i_{L_s}(n+1)$  represents the inductor current updated at the beginning of the  $(n+1)$ th switching cycle (sampled within the  $n$ th switching cycle), and  $d(n-1)$  represents the duty cycle outputted within the  $n$ th switching cycle (calculated within the  $(n-1)$ th switching cycle).

According to (8), the diode current reconstructed by the CCR strategy  $i_{D_{re}}^{CCR}$  within the  $n$ th switching cycle can be obtained as

$$i_{D_{re}}^{CCR}(n) = i_{L_s}(n+1)[1 - d(n-1)]. \quad (9)$$

According to (9), it can be seen that the single switching cycle current in CCM can be reconstructed only by the inherent inductor current sensor and the duty cycle information without any additional sensors.

### B. Single Switching Cycle Current Reconstruction in DCM

The current characteristic diagram of DCM is shown in Fig. 5. It can be seen that the sampling value of inductor current is larger than the average value of inductor current within the  $n$ th switching cycle, which can be expressed as

$$i_{L_s}(n+1) = \frac{i_{L_a}(n)T_s}{d(n-1)T_s + T_d(n)} \quad (10)$$

where  $i_{L_a}$  and  $T_d$  represent the average value and the decrease time of inductor current, respectively.

Based on the principle of voltage-second balance, the duty cycle and the decrease time of inductor current within the  $n$ th




Fig. 5. Current characteristic diagram of DCM.

switching cycle can be calculated respectively as

$$\begin{cases} d(n-1) = \frac{2Li_{L_s}(n+1)}{u_{r_s}(n+1)T_s} \\ T_d(n) = \frac{d(n-1)u_{r_s}(n+1)T_s}{u_{dc_s}(n+1) - u_{r_s}(n+1)} \end{cases} \quad (11)$$

where  $L$  represents the boost inductance and  $u_{r_s}$  and  $u_{dc_s}$  represent the sampling values of rectifier voltage and dc-link voltage, respectively.

And the amount of charge flowing through the diode in DCM  $Q_D^{DCM}$  within the  $n$ th switching cycle can be expressed as

$$Q_D^{DCM}(n) = \frac{i_{L_s}(n+1)d(n-1)u_{r_s}(n+1)T_s}{u_{dc_s}(n+1) - u_{r_s}(n+1)}. \quad (12)$$

Therefore, the diode current reconstructed by the DCR strategy  $i_{D_{re}}^{DCR}$  within the  $n$ th switching cycle can be obtained as

$$i_{D_{re}}^{DCR}(n) = \frac{i_{L_s}(n+1)d(n-1)u_{r_s}(n+1)}{u_{dc_s}(n+1) - u_{r_s}(n+1)}. \quad (13)$$

Combining (13) with (9), similar to CCM, the single switching cycle current in DCM can also be reconstructed without any additional sensors. The difference is that (13) needs rectifier voltage and dc-link voltage, which may further cause the current reconstruction error.

### C. Extraction and Error Analysis of the Capacitor Current

In practical systems, the inductance voltage  $u_L$  is lower than the boost inductor voltage  $u_{BL}$  due to the voltage division of inductor internal resistance. In addition, when the operating mode is misjudged, the CCR strategy and the DCR strategy are used in DCM and CCM, respectively. They decrease the reconstruction accuracy of capacitor current, therefore, it is important to analyze the reconstruction error of capacitor current considering the above effect. The equivalent circuit of boost PFC converter considering the effect of voltage division of internal resistance is shown in Fig. 6, and the internal resistance voltage  $u_{RL}$  within the  $n$ th switching cycle can be approximately expressed as

$$u_{RL}(n) = i_{L_a}(n)R_L \quad (14)$$

where  $R_L$  represents the boost inductor internal resistance.




Fig. 6. Equivalent circuit of boost PFC converter considering the effect of voltage division of internal resistance.

According to (13) and (14), considering the effect of the voltage division of internal resistance, the actual diode current in DCM  $i_D^{\text{DCM}}$  within the  $n$ th switching cycle can be expressed as

$$i_D^{\text{DCM}}(n) = \frac{i_{L_s}(n+1)d(n-1)[u_{r_s}(n+1) - i_{L_a}(n)R_L]}{u_{dc_s}(n+1) - u_{r_s}(n+1) + i_{L_a}(n)R_L}. \quad (15)$$

Combining (9), the actual diode current within the  $n$ th switching cycle can be approximately expressed as

$$i_D(n) = \begin{cases} i_D^{\text{DCM}}(n) \\ i_D^{\text{CCM}}(n) = i_{L_s}(n+1)[1 - d(n-1)] \end{cases} \quad (16)$$

where  $i_D^{\text{CCM}}$  represents the actual diode current in CCM.

Therefore, according to (9) and (16), within the  $n$ th switching cycle, the reconstruction error of diode current for the CCR strategy  $E_{i_D}^{\text{CCR}}$  in CCM is approximately zero, and  $E_{i_D}^{\text{CCR}}$  in DCM can be calculated as

$$\begin{aligned} E_{i_D}^{\text{CCR}}(n) &= \frac{i_{D_{re}}^{\text{CCR}}(n)}{i_D^{\text{DCM}}(n)} - 1 \\ &= \frac{[1 - d(n-1)][u_{r_s}(n+1) - i_{L_a}(n)R_L]}{d(n-1)[u_{dc_s}(n+1) - u_{r_s}(n+1) + i_{L_a}(n)R_L]} - 1. \end{aligned} \quad (17)$$

According to (10), (11), and (14), the duty cycle in DCM within the  $n$ th switching cycle can be derived as

$$d(n-1) = \sqrt{\frac{2Li_{L_a}(n)[u_{dc_s}(n+1) - u_{r_s}(n+1) + i_{L_a}(n)R_L]}{u_{dc_s}(n+1)[u_{r_s}(n+1)T_s - i_{L_a}(n)R_L]}}. \quad (18)$$

In addition, the duty cycle in CCM within the  $n$ th switching cycle can be expressed as

$$d(n-1) = 1 - \frac{u_{r_s}(n+1) - i_{L_a}(n)R_L}{u_{dc_s}(n+1)}. \quad (19)$$

Substituting (19) into (16) and combining with (15), the actual diode current in CCM and DCM within the  $n$ th switching cycle

TABLE I  
PARAMETERS OF EXPERIMENTAL PLATFORM

Parameter	Value
Grid voltage	220 Vrms
Grid frequency	50 Hz
Switching frequency	40 kHz
DC-link voltage	350 V
Boost inductance	500 $\mu$ H
Rated speed	3000 r/min




Fig. 7. Single switching cycle current reconstruction errors in different operating modes. (a) Discontinuous conduction mode. (b) Continuous conduction mode.

can be uniformly expressed as

$$i_D(n) = \frac{i_{L_s}(n+1)d(n-1)[u_{r_s}(n+1) - i_{L_a}(n)R_L]}{u_{dc_s}(n+1) - u_{r_s}(n+1) + i_{L_a}(n)R_L}. \quad (20)$$

According to (13) and (20), within the  $n$ th switching cycle, the reconstruction error of diode current for the DCR strategy  $E_{i_D}^{\text{DCR}}$  in CCM and DCM can be calculated as

$$\begin{aligned} E_{i_D}^{\text{DCR}}(n) &= \frac{i_{D_{re}}^{\text{DCR}}(n)}{i_D(n)} - 1 \\ &= \frac{[u_{dc_s}(n+1) - u_{r_s}(n+1) + i_{L_a}(n)R_L]u_{r_s}(n+1)}{[u_{r_s}(n+1) - i_{L_a}(n)R_L][u_{dc_s}(n+1) - u_{r_s}(n+1)]} - 1. \end{aligned} \quad (21)$$

And the sampling value of rectifier voltage within the  $n$ th switching cycle can be obtained

$$u_{r_s}(n+1) = U_r |\sin \theta_{ur}(n+1)| \quad (22)$$

where  $U_r$  and  $\theta_{ur}$  represent the amplitude and the phase of rectifier voltage, respectively.

The converter parameters are given in Table I, the amplitude of inductor current at the rated speed of the compressor is approximately 8 A, and  $R_L$  is set to 0.2, 0.3, and 0.4  $\Omega$ , respectively. According to (17), (18), (21), and (22), under different  $\theta_{ur}$  and  $i_{L_a}$ , the reconstruction errors of diode current can be obtained for two strategies in DCM and CCM within a switching cycle, respectively, as shown in Fig. 7. In Fig. 7(a), when the converter operates in DCM,  $E_{i_D}^{\text{DCR}}$  is much smaller than  $E_{i_D}^{\text{CCR}}$ . When  $\theta_{ur}$  is between 0 and  $\pi/2$ , with  $\theta_{ur}$  increases,  $E_{i_D}^{\text{CCR}}$  first increases and then decreases, and with  $i_{L_a}$  decreases,  $E_{i_D}^{\text{CCR}}$  increases. In Fig. 7(b), when the converter operates in CCM,  $E_{i_D}^{\text{CCR}}$  is close to zero. With  $\theta_{ur}$  increases,  $E_{i_D}^{\text{DCR}}$  first increases and then

decreases, which reaches the maximum when  $\theta_{ur}$  is  $\pi/2$ , and with  $i_{L\_a}$  and  $R_L$  increase,  $E_{i_D}^{\text{DCR}}$  increases.

According to the above analysis, considering the effect of the voltage division of boost inductor internal resistance and the misjudgment of operating mode, within a switching cycle, the currents reconstructed by the CCR strategy in DCM and the DCR strategy in CCM are both larger than the actual value. On this basis, in order to reduce the effect of the above factors on the reconstruction accuracy of diode current, the smaller value of the currents reconstructed by two strategies is selected as the final diode current. The current reconstruction strategy based on error minimization (EMR) avoids the judgment of operating modes and automatically adopts the better one between the CCR strategy and the DCR strategy. And the diode current reconstructed by the EMR strategy  $i_{D\_re}^{\text{EMR}}$  within the  $n$ th switching cycle can be expressed as

$$i_{D\_re}^{\text{EMR}}(n) = \min [i_{D\_re}^{\text{CCR}}(n), i_{D\_re}^{\text{DCR}}(n)]. \quad (23)$$

Assuming the feedback value completely tracks the reference value in the current loop, the sampling value of inductor current within the  $n$ th switching cycle can be directly written as

$$i_{L\_s}(n+1) = I_{L\_s} |\sin\theta_{ur}(n+1)|. \quad (24)$$

Substituting (24) into (10), the average value of inductor current can be expressed as

$$i_{L\_a}(n) = \begin{cases} I_{L\_s} |\sin\theta_{ur}(n+1)|, & \text{CCM} \\ I_{L\_s} |\sin\theta_{ur}(n+1)| \frac{d(n-1)T_s + T_d(n)}{T_s}, & \text{DCM}. \end{cases} \quad (25)$$

And the grid power  $P_g$  can be derived as

$$P_g = \frac{1}{N} \sum_{n=1}^N u_{r\_s}(n+1) i_{L\_a}(n). \quad (26)$$

The second harmonic component of capacitor current can be extracted by the BPF and DFT. According to (9), (13), (20), and (23), the amplitudes of the reconstructed second harmonic component and the actual second harmonic component can be expressed, respectively, as

$$\begin{cases} I_{C\_2}^X = \text{DFT} [i_{C\_2\_re}^X(n)] = \text{DFT} [\text{BPF} [i_{D\_re}^X(n)]] \\ I_{C\_2} = \text{DFT} [i_{C\_2}(n)] = \text{DFT} [\text{BPF} [i_D(n)]] \end{cases} \quad (27)$$

where  $X = \text{CCR}, \text{DCR}, \text{and EMR}$ ,  $i_{C\_2\_re}^X$  represents the second harmonic component of capacitor current reconstructed by the  $X$  strategy, and  $i_{C\_2}$  represents the actual second harmonic component of capacitor current.

According to (27), the reconstruction error of the second harmonic component of capacitor current can be calculated as

$$\text{err}_{i_{C\_2}}^X = \frac{I_{C\_2}^X}{I_{C\_2}} - 1 = \frac{\text{DFT} [\text{BPF} [i_{D\_re}^X(n)]]}{\text{DFT} [\text{BPF} [i_D(n)]]} - 1. \quad (28)$$

The converter parameters are shown in Table I, and  $R_L$  is set to  $0.3 \Omega$ . The base value of the root-mean-square value of grid voltage is set to 220 V, and the unit value is defined as  $k$ . Under different  $k$  and  $P_g$ , the reconstruction errors of the second




Fig. 8. Analysis of capacitor current reconstruction errors. (a) CCR and EMR. (b) DCR and EMR.




Fig. 9. Experimental platform of permanent magnet compressor system driven by boost PFC converter.

harmonic component for the CCR strategy, the DCR strategy, and the EMR strategy can be obtained, respectively, as shown in Fig. 8. In Fig. 8(a), the second harmonic component of capacitor current reconstructed by the CCR strategy is smaller than the actual value and  $E_{i_{C_2}}^{\text{CCR}}$  is negative. When  $P_g$  remains unchanged,  $E_{i_{C_2}}^{\text{CCR}}$  is less influenced by  $k$ , and when  $k$  remains unchanged, with  $P_g$  decreases, the absolute value of  $E_{i_{C_2}}^{\text{CCR}}$  increases. In Fig. 8(b), the second harmonic component of capacitor current reconstructed by the DCR strategy is larger than the actual value and  $E_{i_{C_2}}^{\text{DCR}}$  is positive. When  $P_g$  remains unchanged,  $E_{i_{C_2}}^{\text{DCR}}$  increases with  $k$  increases, and when  $k$  remains unchanged,  $E_{i_{C_2}}^{\text{DCR}}$  increases with  $P_g$  increases. In addition, it can be seen that  $E_{i_{C_2}}^{\text{EMR}}$  remains near zero under different  $k$  and  $P_g$ , so the reconstruction accuracy of the second harmonic component of capacitor current can be effectively improved by the EMR strategy across a wide power range.

#### IV. EXPERIMENTAL RESULTS

The proposed strategy was verified on the experimental platform of permanent magnet compressor system driven by boost PFC converter, as shown in Fig. 9. The parameters of experimental platform are given in Table I. The proposed strategy utilizes




Fig. 10. Experimental results under light load (MCM, 863.1  $\mu\text{F}$  and 150 W). (a) Current reconstruction waveforms. (b) Capacitance estimation waveforms.

the existing resources in the boost PFC converter to estimate the dc-link capacitance, and the control algorithm is executed by the R5F562T7DDF microcontroller of Renesas RX62T series with the switching frequency of 40 kHz.

In order to verify the effectiveness of the proposed strategy under light load (MCM), the experimental results when the dc-link capacitance is 863.1  $\mu\text{F}$  and the grid power is 150 W are shown in Fig. 10. In Fig. 10(a), when adopting the CCR strategy, the reconstructed diode current is larger in DCM within a switching cycle, which results in a smaller reconstructed second harmonic component of capacitor current than the actual value. After adopting the EMR strategy, with the reconstructed diode current decreases, the reconstructed second harmonic component of capacitor current increases and is closer to the actual value. In Fig. 10(b), when adopting the CCR strategy, due to the smaller reconstructed second harmonic component of capacitor current, the estimated dc-link capacitance is smaller and stabilizes at 700.6  $\mu\text{F}$ . After adopting the EMR strategy, the estimated dc-link capacitance increases and stabilizes at 858.6  $\mu\text{F}$  after a transition time of 80 ms. Therefore, the capacitance estimation error decreases from 18.8% to 0.5%.

In order to verify the effectiveness of the proposed strategy under heavy load (CCM), the experimental results when the grid power is 1200 W are shown in Fig. 11. In Fig. 11(a), when adopting the DCR strategy, the reconstructed diode current is larger within a switching cycle at the peak, which results in a larger reconstructed second harmonic component of capacitor current than the actual value. After adopting the EMR strategy, with the reconstructed diode current at the peak decreases, the reconstructed second harmonic component of capacitor current




Fig. 11. Experimental results under heavy load (CCM, 863.1  $\mu\text{F}$  and 1200 W). (a) Current reconstruction waveforms. (b) Capacitance estimation waveforms.

decreases and is closer to the actual value. In Fig. 11(b), when adopting the DCR strategy, due to the larger reconstructed second harmonic component of capacitor current, the estimated dc-link capacitance is larger and stabilizes at 932.4  $\mu\text{F}$ . After adopting the EMR strategy, the estimated dc-link capacitance decreases and stabilizes at 889.4  $\mu\text{F}$  after a transition time of 80 ms. Therefore, the capacitance estimation error decreases from 8.0% to 3.0%.

When the grid power changes between 150 and 250 W, the experimental results adopting the EMR strategy in MCM are shown in Fig. 12. In Fig. 12(a), during the dynamic process of power change, the estimated dc-link capacitance is between 861.1  $\mu\text{F}$  and 882.2  $\mu\text{F}$ , and the capacitance estimation error is 2.2%. In Fig. 12(b), when the grid power stabilizes at 150 W, the estimated dc-link capacitance is between 846.3  $\mu\text{F}$  and 874.1  $\mu\text{F}$ , and the capacitance estimation error is 1.9%. In Fig. 12(c), when the grid power stabilizes at 250 W, the estimated dc-link capacitance is between 869.1  $\mu\text{F}$  and 881.9  $\mu\text{F}$ , and the capacitance estimation error is 2.2%. Therefore, the capacitance estimation error when the grid power changes in MCM is less than 3%.

When the dc-link capacitance changes to 608.7  $\mu\text{F}$  and the grid power changes between 200 W and 400 W, the experimental results adopting the EMR strategy in MCM and CCM are shown in Fig. 13. In Fig. 13(a), during the dynamic process of power change, the estimated dc-link capacitance is between 621.6  $\mu\text{F}$  and 636.4  $\mu\text{F}$ , and the capacitance estimation error is 4.6%. In Fig. 13(b), when the grid power stabilizes at 200 W, the estimated dc-link capacitance is between 613.7  $\mu\text{F}$  and 625.7  $\mu\text{F}$ , and the capacitance estimation error is 2.8%. In Fig. 13(c), when the grid




Fig. 12. Experimental results when the power changes in MCM ( $863.1 \mu\text{F}$ ). (a) Dynamic waveforms. (b) Steady-state waveforms (150 W). (c) Steady-state waveforms (250 W).

power stabilizes at 400 W, the estimated dc-link capacitance is between  $618.1 \mu\text{F}$  and  $631.9 \mu\text{F}$ , and the capacitance estimation error is 3.8%. Therefore, the capacitance estimation error when the grid power changes between MCM and DCM is less than 5%.

When the dc-link capacitance changes to  $1263.5 \mu\text{F}$  and the grid power changes between 800 W and 1000 W, the experimental results adopting the EMR strategy in CCM are shown in Fig. 14. In Fig. 14(a), during the dynamic process of power change, the estimated dc-link capacitance is between  $1282.0 \mu\text{F}$  and  $1294.2 \mu\text{F}$ , and the capacitance estimation error is 2.4%. In Fig. 14(b), when the grid power stabilizes at 800 W, the estimated dc-link capacitance is between  $1284.8 \mu\text{F}$  and  $1292.7 \mu\text{F}$ , and the capacitance estimation error is 2.3%. In Fig. 14(c), when the grid power stabilizes at 1000 W, the estimated dc-link capacitance is between  $1289.1 \mu\text{F}$  and  $1299.5 \mu\text{F}$ , and the capacitance estimation error is 2.8%. Therefore, the capacitance estimation error when the grid power changes in CCM is less than 3%.

The smaller the capacitance, the deeper the aging degree of dc-link capacitors. To verify the effectiveness of the proposed strategy when dc-link capacitors age deeply ( $379.3 \mu\text{F}$ ), the experimental results in MCM (150 W) and CCM (1200 W) are shown in Fig. 15. In Fig. 15(a), when the grid power stabilizes at 150 W, the estimated dc-link capacitance is between  $370.4 \mu\text{F}$  and  $387.2 \mu\text{F}$ , and the capacitance estimation error is 2.3%. In Fig. 15(b), when the grid power stabilizes at 1200 W, the estimated dc-link capacitance is between  $376.3 \mu\text{F}$  and  $397.8 \mu\text{F}$ , and the capacitance estimation error is 4.9%. Therefore, the proposed strategy can effectively estimate the capacitance when




Fig. 13. Experimental results when the power changes between MCM and CCM ( $608.7 \mu\text{F}$ ). (a) Dynamic waveforms. (b) Steady-state waveforms (200 W). (c) Steady-state waveforms (400 W).

dc-link capacitors age deeply ( $379.3 \mu\text{F}$ ) and the capacitance estimation error is less than 5%.

To verify the practicality of the proposed strategy under grid conditions, the experimental results in MCM (150 W) and CCM (1200 W) are shown in. In Fig. 16(a), the grid voltage contains many harmonics, and the amplitude of the fundamental component of grid voltage is 321 V, which is greater than the theoretical value (311 V). In Fig. 16(b), the grid power stabilizes at 150 W, the estimated dc-link capacitance is between  $821.4 \mu\text{F}$  and  $843.1 \mu\text{F}$ , and the capacitance estimation error is 4.8%. In Fig. 16(c), the grid power stabilizes at 1200 W, the estimated dc-link capacitance is between  $850.6 \mu\text{F}$  and  $873.7 \mu\text{F}$ , and the capacitance estimation error is 1.5%. Therefore, the proposed strategy can effectively estimate the capacitance under grid conditions, and the capacitance estimation error is less than 5%.

The dc-link capacitance is usually implemented by two electrolytic capacitors in parallel to enhance both capacitance and ripple current handling capacity. To verify the adaptability of the proposed strategy, when the dc-link capacitance is implemented by a single capacitor ( $700.5 \mu\text{F}$ ), the experimental results in MCM (150 W) and CCM (1200 W) are shown in Fig. 17. In Fig. 17(a), when the grid power stabilizes at 150 W, the estimated dc-link capacitance is between  $673.1 \mu\text{F}$  and  $694.8 \mu\text{F}$ , and the capacitance estimation error is 3.9%. In Fig. 17(b), when the grid power stabilizes at 1200 W, the estimated dc-link capacitance is between  $695.3 \mu\text{F}$  and  $714.2 \mu\text{F}$ , and the capacitance estimation error is 2.0%. Therefore, when the dc-link capacitance is implemented by a single capacitor, the proposed strategy can still effectively estimate the capacitance and the capacitance estimation error is less than 4%.




Fig. 14. Experimental results when the power changes in CCM (1263.5  $\mu\text{F}$ ). (a) Dynamic waveforms. (b) Steady-state waveforms (800 W). (c) Steady-state waveforms (1000 W).




Fig. 15. Experimental results when dc-link capacitors age deeply (379.3  $\mu\text{F}$ ). (a) MCM (150 W). (b) CCM (1200 W).

In addition, to further verify the effectiveness of the proposed capacitance estimation strategy under different powers, when the grid power changes from 150 to 400 W in steps of 50 W and from 400 to 1200 W in steps of 200 W, the experimental results adopting the EMR strategy are shown in Fig. 18. And in order to minimize the error, the experimental waveforms within 0.1 s are analyzed. In Fig. 18, the capacitor current can be effectively reconstructed and the dc-link capacitance can be accurately estimated under different powers. And the current reconstruction error is less than 2.5% and the capacitance estimation error is less than 4%. The second harmonic component of inverter current, which is ignored in capacitance estimation, increases with grid power, so the estimation error increases with grid power. Besides, the estimation accuracy may also be affected by the nonideal factors, such as the parasitic capacitance, switch




Fig. 16. Experimental results under grid conditions (863.1  $\mu\text{F}$ ). (a) Harmonic analysis results of grid voltage. (b) MCM (150 W). (c) CCM (1200 W).




Fig. 17. Experimental results when the dc-link capacitance is implemented by a single capacitor (700.5  $\mu\text{F}$ ). (a) MCM (150 W). (b) CCM (1200 W).

TABLE II  
TYPICAL DC-LINK CAPACITORS ESTIMATION SCHEMES

Reference	$N_s$	Additional devices	Errors
Lu et al. [25]	53	Trigger circuit, ripple extraction circuit, current amplifying circuit, and PC	ESR:<10%
Yao et al. [29]	1	Trigger circuit, ripple extraction circuit, isolated amplifier, and microcontroller	C:<2% ESR:<5%
Zhao et al. [30]	1	N/A	C:<3.5%
Proposed	1	N/A	C:<4%

delay and sampling delay, as well as the nonlinearity of capacitance including the dc bias characteristic and temperature characteristics.

The typical dc-link capacitors estimation schemes for boost PFC converters are given in Table II, where  $N_s$  and PC are the average number of sampling points per switching cycle and the personal computer, respectively. The strategy in [30] and the proposed strategy can estimate the capacitance without




Fig. 18. Experimental results under different powers. (a) Current reconstruction error. (b) Capacitance estimation error.




Fig. 19. Experimental comparison results of algorithm running time. (a) Strategy in [30]. (b) Proposed strategy.

additional sampling times and devices. To further verify the superiority of the proposed strategy, the experimental comparison results are tested between the strategy in [30] and the proposed strategy when the dc-link capacitance is 863.1  $\mu\text{F}$ . The transient experimental condition required in [30] is implemented by a resistance box, and the load power suddenly drops from 500 to 250 W.

The experimental comparison results of algorithm running time are shown in Fig. 19, where  $da$  is the output of digital-to-analog converter. The algorithm running time is tested by the IO port and the digital-to-analog converter. The IO port is set to 1 when the algorithm starts and the IO port is set to 0 when the algorithm ends, and the digital signal 1 corresponds to the analog signal 5 V. In Fig. 19(a), the algorithm running time of the strategy in [30] is 2.72  $\mu\text{s}$ . In Fig. 19(b), the algorithm running time of the proposed strategy is 4.48  $\mu\text{s}$ . Although the proposed




Fig. 20. Experimental comparison results of waveforms. (a) Strategy in [30]. (b) Proposed strategy.

strategy requires slightly longer algorithm running time, it is still easy to implement in a microcontroller.

The experimental comparison results of waveforms are shown in Fig. 20, where  $i_R$  and  $i_{R\_re}$  are the load current and the reconstructed load current, respectively. In Fig. 20(a), the strategy in [30] is suitable for transient, the estimated dc-link capacitance is 835.6  $\mu\text{F}$ , and the capacitance estimation error is 3.2%. In the strategy, the load current fluctuation in transient is ignored and the load current is approximated by the calculated value in steady-state, which may reduce the estimation accuracy under heavy load conditions. In Fig. 20(b), the proposed strategy is suitable for steady-state, the estimated dc-link capacitance is between 860.1  $\mu\text{F}$  and 891.3  $\mu\text{F}$  in steady state, and the capacitance estimation error is 3.3%. Therefore, the estimation accuracy of two strategies is similar, and both can effectively estimate the dc-link capacitance.

Compared with the strategy in [30], the proposed strategy does not require the pre-testing for efficiency, setting voltage thresholds to determine transient and steady state, and setting a power threshold to determine the operating mode. Therefore, the proposed strategy is simpler to implement and has better adaptability to different boost PFC converters. In addition, the estimation time of the strategy in [30] is over ten line cycles, but the estimation time of the proposed strategy is only one line cycle, so the proposed strategy has better real-time performance.

## V. CONCLUSION

In this article, an online estimation strategy of dc-link capacitance based on current hybrid reconstruction by charge equivalence for boost PFC converters is proposed. In order to obtain capacitor current, the CCR strategy and DCR strategy

are proposed to reconstruct the diode current within a switching cycle based on charge equivalence, respectively. The effect of the voltage division of boost inductor internal resistance and the misjudgment of operating mode on two strategies is analyzed. The hybrid EMR strategy is generated by combining two strategies based on error minimization, which avoids judging the operating mode and effectively improves the reconstruction accuracy of capacitor current. The experimental results indicate that the average current reconstruction error and the average capacitance estimation error are less than 2.5% and 4% across a wide power range, respectively. Compared with the existing estimation strategies, the proposed strategy has the advantages of low cost and easy implementation, because it does not require additional sampling times, hardware devices, and data processing tools.

## REFERENCES

- [1] J. W. M. Soares and A. A. Badin, "An interleaved PFC boost converter with soft commutations and voltage follower characteristics," *IEEE Trans. Ind. Electron.*, vol. 69, no. 7, pp. 6732–6740, Jul. 2022.
- [2] Y. Cui, H. Han, Y. Liu, G. Xu, M. Su, and S. Xie, "An efficiency-improved single-phase PFC rectifier with active power decoupling," *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10784–10796, Sep. 2022.
- [3] S. Li, W. Lu, S. Yan, and Z. Zhao, "Improving dynamic performance of boost PFC converter using current-harmonic feedforward compensation in synchronous reference frame," *IEEE Trans. Ind. Electron.*, vol. 67, no. 6, pp. 4857–4866, Jun. 2020.
- [4] K. Yao, J. Li, F. Shao, and B. Zhang, "Parallel fixed switching frequency CRM and DCM boost PFC converter with high power factor," *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 3247–3258, Mar. 2022.
- [5] J. Sha, S. Chen, J. Hu, and H. Wei, "A discrete duty ratio control for CCM boost PFC converter: Principle, modeling, and analysis," *IEEE Trans. Power Electron.*, vol. 39, no. 6, pp. 6919–6929, Jun. 2024.
- [6] T. Zhu, F. Zhao, X. Wang, and G. V. Torrico-Bascopé, "Adaptive harmonic conductance control for boost PFC converters at light loads," *IEEE Trans. Power Electron.*, vol. 39, no. 3, pp. 3175–3185, Mar. 2024.
- [7] H. Wang, H. Wang, G. Zhu, and F. Blaabjerg, "An overview of capacitive DC-links-topology derivation and scalability analysis," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1805–1829, Feb. 2020.
- [8] Z. Zhao, D. Zhou, P. Davari, J. Fang, and F. Blaabjerg, "Reliability analysis of capacitors in voltage regulator modules with consecutive load transients," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2481–2487, Mar. 2021.
- [9] H. Wang, P. Davari, H. Wang, D. Kumar, F. Zare, and F. Blaabjerg, "Lifetime estimation of DC-link capacitors in adjustable speed drives under grid voltage unbalances," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4064–4078, May 2019.
- [10] D. Zhou, Y. Song, Y. Liu, and F. Blaabjerg, "Mission profile based reliability evaluation of capacitor banks in wind power converters," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4665–4677, May 2019.
- [11] H. Wang, M. Liserre, and F. Blaabjerg, "Toward reliable power electronics: Challenges, design tools, and opportunities," *IEEE Ind. Electron. Mag.*, vol. 7, no. 2, pp. 17–26, Jun. 2013.
- [12] X. Wu et al., "A capacitance estimation method for DC-link capacitors in railways based on pre-charging model and low sampling frequency," *IEEE Trans. Power Electron.*, vol. 39, no. 1, pp. 1527–1537, Jan. 2024.
- [13] Z. Zhao, P. Davari, W. Lu, H. Wang, and F. Blaabjerg, "An overview of condition monitoring techniques for capacitors in DC-link applications," *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 3692–3716, Apr. 2021.
- [14] T. H. Nguyen and D.-C. Lee, "Deterioration monitoring of DC-link capacitors in AC machine drives by current injection," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1126–1130, Mar. 2015.
- [15] M. Ahmeid, M. Armstrong, S. Gadoue, M. Al-Greer, and P. Missailidis, "Real-time parameter estimation of DC–DC converters using a self-tuned Kalman filter," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5666–5674, Jul. 2017.
- [16] L. Ren and C. Gong, "Modified hybrid model of boost converters for parameter identification of passive components," *IET Power Electron.*, vol. 11, no. 4, pp. 764–771, Dec. 2018.
- [17] K. Abdennadher, P. Venet, G. Rojat, J.-M. Retif, and C. Rosset, "A real-time predictive-maintenance system of aluminum electrolytic capacitors used in uninterrupted power supplies," *IEEE Trans. Ind. Appl.*, vol. 46, no. 4, pp. 1644–1652, Jul./Aug. 2010.
- [18] N. Agarwal, M. W. Ahmad, and S. Anand, "Quasi-online technique for health monitoring of capacitor in single-phase solar inverter," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5283–5291, Jun. 2018.
- [19] G. M. Buiatti, J. A. Martín-Ramos, C. H. R. García, A. M. R. Amaral, and A. J. M. Cardoso, "An online and noninvasive technique for the condition monitoring of capacitors in boost converters," *IEEE Trans. Instrum. Meas.*, vol. 59, no. 8, pp. 2134–2143, Aug. 2010.
- [20] Z. Zhao, P. Davari, Y. Wang, and F. Blaabjerg, "Online capacitance monitoring for DC/DC boost converters based on low-sampling-rate approach," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 5192–5204, Oct. 2022.
- [21] H. Li, D. Xiang, X. Han, X. Zhong, and X. Yang, "High-accuracy capacitance monitoring of DC-link capacitor in VSI systems by LC resonance," *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 12200–12211, Dec. 2019.
- [22] S. Hammam, W. Huai, and B. Frede, "A review of the condition monitoring of capacitors in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 52, no. 6, pp. 4976–4989, Jul. 2016.
- [23] E. R. Ramos, R. Leyva, Q. Liu, G. G. Farivar, and J. Pou, "Capacitor condition monitoring method for low-capacitance statcoms: An online approach using the inherent second-harmonic oscillations," *IEEE Trans. Power Electron.*, vol. 38, no. 9, pp. 10559–10562, Sep. 2023.
- [24] L. Ren, C. Gong, and Y. Zhao, "An online ESR estimation method for output capacitor of boost converter," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 10153–10165, Oct. 2019.
- [25] W. Lu, X. Lu, J. Han, Z. Zhao, and X. Du, "Online estimation of ESR for DC-link capacitor of boost PFC converter using wavelet transform based time–frequency analysis method," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 7755–7764, Aug. 2020.
- [26] C. Li, Y. Yu, Z. Yang, Q. Liu, and X. Peng, "ESR estimation for aluminum electrolytic capacitor of power electronic converter based on compressed sensing and wavelet transform," *IEEE Trans. Ind. Electron.*, vol. 69, no. 2, pp. 1948–1957, Feb. 2022.
- [27] K. Laadjal, M. Sahraoui, A. J. M. Cardoso, and A. M. R. Amaral, "Online estimation of aluminum electrolytic-capacitor parameters using a modified Prony's method," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4764–4774, Sep./Oct. 2018.
- [28] K. Laadjal, M. Sahraoui, and A. J. M. Cardoso, "On-line fault diagnosis of DC-link electrolytic capacitors in boost converters using the STFT technique," *IEEE Trans. Power Electron.*, vol. 36, no. 6, pp. 6303–6312, Jun. 2021.
- [29] K. Yao, W. Tang, X. Bi, and J. Lyu, "An online monitoring scheme of DC-link capacitor's ESR and C for a boost PFC converter," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5944–5951, Aug. 2016.
- [30] Z. Zhao, P. Davari, W. Lu, and F. Blaabjerg, "Online DC-link capacitance monitoring for digital-controlled boost PFC converters without additional sampling devices," *IEEE Trans. Ind. Electron.*, vol. 70, no. 1, pp. 907–920, Jan. 2023.
- [31] Z. Zhao et al., "A transient-modeling-based grey-box method for online monitoring of DC-link capacitors," *IEEE Trans. Power Electron.*, vol. 38, no. 11, pp. 14547–14562, Nov. 2023.
- [32] C. W. Clark, F. Musavi, and W. Eberle, "Digital DCM detection and mixed conduction mode control for boost PFC converters," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 347–355, Jan. 2014.
- [33] H. S. Nair and N. L. Narasamma, "An improved digital algorithm for boost PFC converter operating in mixed conduction mode," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4235–4245, Dec. 2020.
- [34] Z. Chen, J. Xu, P. Davari, and H. Wang, "A mixed conduction mode-controlled bridgeless boost PFC converter and its mission profile-based reliability analysis," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9674–9686, Aug. 2022.



**Desheng Qu** received the B.S. degrees in electrical engineering in 2022 from the Harbin Institute of Technology, Harbin, China, where he is currently working toward the Ph.D. degree in power electronics and electrical drives.

His current research interests include permanent magnet synchronous motor drives, power factor correction converters, and condition monitoring.



**Binxiang Li** (Member, IEEE) received the B.S. and Ph.D. degrees from the Harbin Institute of Technology, Harbin, China, in 2017 and 2022, respectively, both in electrical engineering.

He is currently a Postdoctor with the School of Electrical Engineering and Automation, Harbin Institute of Technology. His current research interests include permanent magnet synchronous motor drives, high efficiency ac–dc converter, and application of GaN power devices.



**Qiwei Wang** (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2015, 2017, and 2022, respectively.

He is currently an Assistant Professor with the School of Electrical Engineering and Automation, Harbin Institute of Technology. His current research interests include parameter identification technique, and PMSM position sensorless control.



**Gaolin Wang** (Senior Member, IEEE) received the B.S., M.S. and Ph.D. degrees in electrical engineering from Harbin Institute of Technology, Harbin, China, in 2002, 2004 and 2008 respectively.

In 2009, he was a Lecturer with the Department of Electrical Engineering, Harbin Institute of Technology, where he has been a Full Professor of Electrical Engineering since 2014. From 2009 to 2012, he was a Postdoctoral Fellow in Shanghai Step Electric Corporation. He has authored more than 70 technical papers published in IEEE Transactions. He is the holder of 40

Chinese patents. His current major research interests include permanent magnet synchronous motor drives and power converters.

Dr. Wang is currently a Guest Associate Editor for IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, an Associate Editor for IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, and *IET Electric Power Applications*.



**Yuan Yuan** received the B.S. degree in electrical engineering from Harbin Institute of Technology, Harbin, China, in 2003, and the master degree in electrical engineering from Hebei University of Technology, Tianjin, China, in 2006.

She is currently a Professorate Senior Engineer with Tianjin Research Institute of Electric Science Company Ltd., Nanjing, China. She is mainly engaged in research on power electronics and electrical transmission technology.



**Baining Fu** received the B.S. and M.S. degrees in electrical engineering in 2020 and 2023, respectively, from the Harbin Institute of Technology, Harbin, China, where he is currently working toward the Ph.D. degree in power electronics and electrical drives.

His current research interests include high power factor converters and multilevel rectifiers.



**Dianguo Xu** (Fellow, IEEE) received the B.S. degree in control engineering from Harbin Engineering University, Harbin, China, in 1982, and the M.S. and Ph.D. degrees in electrical engineering from Harbin Institute of Technology (HIT), Harbin, China, in 1984 and 1989, respectively.

In 1984, he was an Assistant Professor with the Department of Electrical Engineering, HIT. Since 1994, he has been a Professor with the Department of Electrical Engineering, HIT. He was the Dean of School of Electrical Engineering and Automation, HIT, from 2000 to 2010, he was the Vice President of HIT from 2014 to 2020. He has authored or coauthored more than 600 technical papers.

Dr. Xu is the Co-EIC for IEEE TRANSACTIONS ON POWER ELECTRONICS, and an Associate Editor for IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He is currently the Chairman of IEEE Harbin Section.