

# An Asymmetric Hybrid Phase-Leg Modular Multilevel Converter With Small Volume, Low Cost, and DC Fault-Blocking Capability

Rui Zhang<sup>1</sup>, Student Member, IEEE, Shunliang Wang<sup>1</sup>, Member, IEEE, Junpeng Ma<sup>1</sup>, Member, IEEE, Yajie Jiang<sup>1</sup>, Member, IEEE, Peng Wang<sup>1</sup>, Tianqi Liu<sup>1</sup>, Senior Member, IEEE, and Yun Yang<sup>2</sup>, Senior Member, IEEE

**Abstract**—Hybrid modular multilevel converters (MMCs) have exhibited superior power density and cost-effectiveness than the conventional half-bridge submodule-based MMC (HB-MMC), while still maintaining the hassle of using high-voltage dc supporting capacitors or nonstandard transformers. To alleviate the hassle, an asymmetric hybrid phase leg MMC (AHPL-MMC) is proposed in this article. The presented AHPL-MMC consists of a half-bridge submodule-based phase leg and two full-bridge submodule-based hybrid phase legs. This asymmetric configuration reduces bridge arm inductance, the number of submodules, and total capacitance, thereby improving the converter's power density and cost-effectiveness. In addition, the proposed converter can operate across the full range of modulation indices and power factors with the features of dc fault blocking and low dc current ripples. The operating principles, parameter design, and performance comparison of the AHPL-MMC are provided in this article. Close-loop energy balancing control methods are further proposed for the hybrid phase legs and the conventional phase leg, respectively. The effectiveness of the proposed AHPL-MMC is validated by both simulation and experimental results.

**Index Terms**—Asymmetric bridge arm, capacitor voltage balancing, hybrid multilevel converter (HMC), power density.

## I. INTRODUCTION

MODULAR multilevel converters (MMCs) have been extensively investigated due to their notable advantages, including high modularity, scalability, reliability, and power quality. These converters are increasingly employed in medium- and high-voltage applications, such as the interconnection of cross-regional power grids, flexible dc distribution grids, and the

long-distance transmission of renewable energy [1]. However, the typical half-bridge submodule-based MMC (HB-MMC) has inherent limitations, including a large number of submodules (SMs), a high requirement of SM capacitance, and the need for dc circuit breakers, making it challenging to use HB-MMC in cost-, weight-, or space-sensitive applications [2].

Much research has been done to improve the power density and economics of MMCs. One promising topology is the hybrid MMCs [3], [4], which mainly consist of high-voltage direction switches (DSs) and wave-shaping circuits (WSCs). The DSs consist of series-connected semiconductor switches, while the WSCs consist of cascaded full-bridge SMs (FBSMs) or half-bridge SMs (HBSMs). The DSs are alternately switched at low frequencies to connect the WSCs, thereby forming multilevel voltages on the ac side. The hybrid MMCs can improve the utilization rate of SMs and compress the energy fluctuation of the SM capacitor [4], thus effectively reducing the capacity and quantity requirements of the SMs.

Hybrid MMCs can be classified into two primary types based on the connection pattern of the phase legs. One category consists of series-phase-leg-type hybrid MMCs [3], [5], [6], in which the three-phase legs are connected in series on dc side. Typically, a nonstandard open-winding ac transformer is necessary for this configuration [7], which may result in increased system cost and size. The series connection can reduce the number of SMs and switches, often accompanied by a decrease in SM capacitance. For instance, the chain-link parallel hybrid converter (PHC) can save approximately 1/4 of the switches and 4/5 of the SM capacitance [4], [8], [9]. However, the PHC has certain technical limitations. It can only operate at a fixed modulation index of  $\pi/3$ , with the dc current exhibiting a 6th-order ripple. Furthermore, it is unable to block the dc fault current. Although the 3rd harmonic injection method can marginally extend the operating range [9], [10], the current and voltage ratings will increase accordingly. To further achieve dc voltage filtering, a wider modulation index range, and dc fault blocking, additional cascaded FBSMs can be inserted into the dc side, the ac side, or the inner bridge arm of the PHC, thereby forming the series bridge converter [11], [12], hybrid series bridge converter [13], and hybrid phase converter [14]. However, the assembly of additional cascaded FBSMs will undoubtedly result in power loss, volume, and cost issues [15].

Received 7 June 2024; revised 2 September 2024 and 4 November 2024; accepted 30 November 2024. Date of publication 4 December 2024; date of current version 28 January 2025. This work was supported by the National Science and Technology Major Project of China under Grant 2024ZD0801600. Recommended for publication by Associate Editor M. Monfared. (Corresponding author: Shunliang Wang.)

Rui Zhang, Shunliang Wang, Junpeng Ma, Peng Wang, and Tianqi Liu are with the College of Electrical Engineering, Sichuan University, Chengdu 610065, China (e-mail: rui\_zhang@stu.scu.edu.cn; slwang@scu.edu.cn; jma@scu.edu.cn; peng\_wang@stu.scu.edu.cn; tqliu@scu.edu.cn).

Yajie Jiang and Yun Yang are with the Department of Electrical and Electronic Engineering, Nanyang Technological University, 639798, Singapore (e-mail: yajie.jiang@ntu.edu.sg; yun.yang@ntu.edu.sg).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3510792>.

Digital Object Identifier 10.1109/TPEL.2024.3510792

TABLE I  
 BRIEF COMPARISON OF THE CONVERTERS

	AHPL-MMC	HB-MMC	PHC	AAC	HMC
SM number	Medium	Largest	Small	Large	Small
SM capacitance	Medium	Large	Small	Small	Small
Modulation index range	[0,1]	[0,1]	$\pi/3$	$4/\pi$	$4/\pi$
DC side harmonics	Tiny	Tiny	6 <sup>th</sup>	6 <sup>th</sup>	6 <sup>th</sup>
Bridge Arm inductor	Small	Large	N/A	N/A	N/A
DC fault-blocking capability	Yes	No	No	Yes	Yes
AC transformer	Y- $\Delta$	Y- $\Delta$	Open-winding	Y- $\Delta$	Y- $\Delta$
DC supporting capacitor	No	No	No	Yes	Yes

Another category is the parallel-phase-leg-type hybrid MMCs [16], in which the three-phase legs are connected in parallel on dc side. Typically, the cascaded SMs are alternatively connected to the dc side through DSs, it is often necessary to configure dc-supporting capacitors to maintain the dc voltage. The alternate arm converter (AAC) [17] and the hybrid multilevel converter (HMC) [18] are two typical examples of this type of converter. They have the capability to block dc faults, but they still face the problem of 6th-order dc current ripple and a fixed modulation index of  $4/\pi$  [16]. To achieve a higher operating range of modulation index for the AAC, the upper and lower bridge arms are turned ON simultaneously during an overlapping period in [19] and [20], thus generating a circulating current to charge or discharge the WSC. For the HMC, the phase angle or pulsewidth of the DSs is used to adjust the energy balance of the WSC [21], allowing a full range of modulation indices. In addition, the time-sharing AAC (TS-AAC) [22], three-level hybrid MMC [23], [24], etc. are developed to reduce the SM number or SM capacitance. To meet the high-voltage criteria, the dc-supporting capacitor requires a significant number of series-connected split capacitors [25]. This results in cost and volume issues, along with challenges in maintaining dynamic voltage balance among the series-connected capacitors.

For three-phase converters, the phase legs are traditionally designed with symmetric structures to ensure consistency in terms of loss, lifetime, and layout. This article, however, introduces a new concept of asymmetric phase legs and presents an asymmetric hybrid phase leg MMC (AHPL-MMC). This new converter combines cost-effectiveness and high-power density with dc fault-blocking capability and can operate across the full range of modulation indices and power factor angles. It addresses the challenges associated with nonstandard ac transformers in series-phase-leg hybrid MMCs and the need for large-capacity dc-supporting capacitors in parallel-phase-leg hybrid MMCs. A brief comparison of the mentioned converters is listed in Table I.

The rest of this article is structured as follows. Section II introduces the operating principle, followed by the parameter design method in Section III, and performance comparison in Section IV. Section V presents the control strategies, while Section VI provides the simulation and experimental results for verification. Finally, Section VII concludes this article.




Fig. 1. Topology of AHPL-MMC.

## II. OPERATION PRINCIPLE OF THE AHPL-MMC

### A. Topology of the AHPL-MMC

Fig. 1 illustrates the topology of the proposed AHPL-MMC. Both phases  $a$  and  $c$  utilize a hybrid phase leg, which consists of upper and lower DSs ( $S_{Ua}$ ,  $S_{Uc}$ ,  $S_{La}$ , and  $S_{Lc}$ ) and full-bridge submodule-based wave shaping circuits (FB-WSC). In contrast, phase  $b$  employs conventional upper and lower bridge arms, each consisting of half-bridge submodule-based wave shaping circuits (HB-WSC). A total of  $N_{\text{FBSM}}$  and  $N_{\text{HBSM}}$  SMs are employed in the FB-WSC and HB-WSC, respectively.  $C_{\text{FBSM}}$  and  $C_{\text{HBSM}}$  are the SM capacitance of the FBSM and HBSM, respectively.  $L_f$  is the ac filtering inductor, while  $L_{\text{arm}}$  is the bridge arm inductor that is symmetrically mounted on the dc side. Its purpose is to suppress dc current ripple, limit dc fault current, and prevent the direct connection between the phase leg of phase  $b$  and the dc voltage source.  $R_{\text{DC}}$  is the inner resistance of the equivalent dc source.

In Fig. 1,  $v_{\text{PN}}$  represents the voltage across ports  $P$  and  $N$ , and the neutral point  $O$  is defined as half of  $v_{\text{PN}}$ . On the dc side,  $v_{\text{DC}}$  refers to the voltage, and  $i_{\text{DC}}$  to the current. Meanwhile,  $v_j$  and  $i_j$  (where  $j = a, b, c$ ) denote the ac side voltages and currents, respectively. The phase voltage of the converter is  $v_{Oj}$ , while  $v_{Mj}$  represents the voltage across the midpoint of the phase leg and the neutral point. In addition,  $v_{\text{FB}j}$  signifies the output voltage of the FB-WSC, while  $v_{\text{HBU}}$  and  $v_{\text{HBL}}$  are the output voltages of the upper and lower HB-WSCs.  $i_{Uj}$  and  $i_{Lj}$  stand for the branch currents of the upper and lower bridge arms. Finally,  $v_{C_{a,i}}$  and  $v_{C_{c,i}}$  are the capacitor voltage of the  $i$ th FBSM in phases  $a$  and  $c$ , respectively.  $v_{C_{U,b,i}}$  and  $v_{C_{L,b,i}}$  are the capacitor voltage of the  $i$ th HBSM in the upper and lower HB-WSCs, respectively.

### B. Operation Principle of Hybrid Phase Leg (Phases $a$ and $c$ )

The three-phase ac voltages  $v_j$  and currents  $i_j$  in phase  $j$  are assumed to be

$$v_j = V_m \sin(\omega t + \theta_j), i_j = I_m \sin(\omega t + \theta_j + \varphi) \quad (1)$$




Fig. 2. Equivalent circuits of the (a) hybrid phase leg, (b) conventional phase leg, and (c) overall AHPL-MMC.

where  $V_m$  and  $I_m$  are the amplitudes.  $\theta_j$  is the initial phase angle with  $\theta_a = 0$ ,  $\theta_b = -2\pi/3$ , and  $\theta_c = 2\pi/3$ .  $\omega$  is the angular frequency of the ac voltage, and  $\varphi \in [-\pi/2, \pi/2]$  is the power factor angle.

Phases  $a$  and  $c$  follow a similar operation principle. Taking phase  $a$  as an example, the upper and lower DSs are alternately conducted for each half-fundamental cycle. The switching logic of the DSs is generated by

$$S_{Ua} = \bar{S}_{La} = \begin{cases} 1, & \sin(\omega t + \theta_a - \alpha_a) \geq 0 \\ 0, & \sin(\omega t + \theta_a - \alpha_a) < 0 \end{cases} \quad (2)$$

where  $\alpha_a \in [-\pi/2, \pi/2]$  is the lagging phase angle relative to the initial phase angle of ac voltage. When  $S_{Ua}$  is turned ON,  $v_{Ma}$  is equal to  $0.5v_{PN}$  and  $i_a$  flows from port  $P$ . Conversely, when  $S_{Ua}$  is turned OFF,  $v_{Ma}$  equals  $-0.5v_{PN}$  and  $i_a$  flows from port  $N$ . Therefore, the switching characteristics of the DSs can be equivalent to a voltage source  $v_{Ma}$  on the ac side and to two current sources,  $i_{Ua}$  and  $i_{La}$ , on the dc side, as shown in Fig. 2(a). The expression of these voltage and current sources are as

$$v_{Ma} = \begin{cases} 1/2v_{PN} \\ -1/2v_{PN} \end{cases}, i_{Ua} = \begin{cases} i_a \\ 0 \end{cases}, i_{La} = \begin{cases} 0, & S_{Ua} \text{ ON} \\ -i_a, & S_{Ua} \text{ OFF} \end{cases} \quad (3)$$

According to the arm-level averaged modeling method [26], the cascaded FBSMs in FB-WSC can be regarded as an equivalent SM with capacitance and voltage equal to

$$C_{FB} = C_{FBSM}/N_{FBSM}, v_{Ca} = \sum_{i=1}^{N_{FBSM}} v_{Ca,i} \quad (4)$$

The output of this equivalent SM can be represented by a voltage source  $v_{FBa}$ . Thus, the voltage equation of the ac side




Fig. 3. Key waveforms of the AHPL-MMC.

in phase  $a$  can be expressed as

$$v_a + L_f \frac{di_a}{dt} = v_{Oa}, v_{Oa} + v_{FBa} = v_{Ma} \quad (5)$$

Since the voltage drop on  $L_f$  is relatively small and can be neglected,  $v_{FBa}$  can be approximated as

$$v_{FBa} = \begin{cases} 1/2v_{PN} - V_m \sin(\omega t + \theta_a), & S_{Ua} \text{ ON} \\ -1/2v_{PN} - V_m \sin(\omega t + \theta_a), & S_{Ua} \text{ OFF} \end{cases} \quad (6)$$

The typical waveforms of the hybrid phase leg of the AHPL-MMC are shown in Fig. 3(a), where  $V_{Cm}$  is the maximum output voltage of the FB-WSC,  $E$  is the energy of the WSC, and  $\Delta E_{Max}$  is the maximum energy fluctuation.

### C. Operation Principle of Conventional Phase Leg (Phase $b$ )

The upper or lower HB-WSCs in phase  $b$  can be also regarded as an equivalent SM with capacitance and voltage equal to

$$C_{HB} = C_{HBsm}/N_{HBsm}, \\ v_{CUb} = \sum_{i=1}^{N_{HBsm}} v_{CUb,i}, \\ v_{CLb} = \sum_{i=1}^{N_{HBsm}} v_{CLb,i} \quad (7)$$

The output of the equivalent SM can be represented by a voltage source,  $v_{HBU}$  or  $v_{HBL}$ . The operation principle of phase  $b$  is similar to that of a traditional MMC. The equivalent circuit is shown in Fig. 2(b).

The common mode voltage of  $v_{HBU}$  and  $v_{HBL}$  is equal to the  $P$ - $N$  port voltage  $v_{PN}$ , i.e.,

$$v_{PN} = v_{HBU} + v_{HBL}, v_{PN} + 2L_{arm} \frac{di_{DC}}{dt} + i_{DC}R_{DC} = v_{DC} \quad (8)$$

The differential mode voltage of  $v_{HBU}$  and  $v_{HBL}$  can be represented by another voltage source on the ac side, namely the phase voltage  $v_{Ob}$  of the converter, and can be expressed as

$$v_{Ob} = 1/2(v_{HBL} - v_{HBU}). \quad (9)$$

The voltage equation of the ac side can be expressed as

$$v_b + L_f \frac{di_b}{dt} = v_{Ob}. \quad (10)$$

Consequently, when neglecting the voltage drop on  $L_f$ , the output voltages of the upper and lower HB-WSCs can be approximated as

$$\begin{cases} v_{HBU} = 1/2 v_{PN} - V_m \sin(\omega t + \theta_b) \\ v_{HBL} = 1/2 v_{PN} + V_m \sin(\omega t + \theta_b) \end{cases}. \quad (11)$$

Since the conventional phase leg acts as a series-connected voltage source on the dc side, the branch currents of the upper and lower HB-WSCs are determined by the dc current and the branch current of the other two hybrid bridge arms, which is

$$\begin{cases} i_{Ub} = i_{DC} - S_{Ua}i_a - S_{Uc}i_c \\ i_{Lb} = i_{DC} + \bar{S}_{Ua}i_a + \bar{S}_{Uc}i_c \end{cases}. \quad (12)$$

According to the conservation of the average active power on the ac and dc sides of the converter, we can obtain

$$V_{PN}I_{DC} = \frac{3}{2}V_m I_m \cos \varphi \Rightarrow I_{DC} = \frac{3V_m I_m \cos \varphi}{2V_{PN}} \quad (13)$$

where  $I_{DC}$  and  $V_{PN}$  are the nominal dc components of  $i_{DC}$  and  $v_{PN}$ . The typical waveforms of the conventional bridge arm of the AHPL-MMC are shown in Fig. 3(b).

To derive the overall equivalent circuit of the AHPL-MMC, the following steps are taken.

- 1) Connect the  $O$  points of the ac side equivalent circuits of different phases.
- 2) Connect the phase leg midpoints (points  $a$ ,  $b$ , and  $c$ ) of the dc side equivalent circuit, forming a new current node  $o$ .
- 3) Integrate the dc side equivalent circuits of phases  $a$  and  $c$  into two current sources based on

$$i_{Uac} = i_{Ua} + i_{Uc}, i_{Lac} = i_{La} + i_{Lc}. \quad (14)$$

The final equivalent circuit of the overall AHPL-MMC is illustrated in Fig. 2(c).

#### D. Energy Balancing Condition of Bridge Arms

Applying the energy conservation law to the FB-WSC and HB-WSC, we can obtain

$$v_{FBa}i_a = C_{FB} \frac{dv_{Ca}}{dt} v_{Ca} \Rightarrow v_{Ca} = \sqrt{\frac{2}{C_{FB}} \int v_{FBa}i_a dt + V_{Ca0}^2} \quad (15)$$

$$\begin{aligned} v_{CUb}i_{Ua} &= C_{HB} \frac{dv_{CUb}}{dt} v_{CUb} \Rightarrow v_{CUb} \\ &= \sqrt{\frac{2}{C_{HB}} \int v_{HBU}i_{Ua} dt + V_{CUb0}^2} \end{aligned} \quad (16)$$

$$\begin{aligned} v_{CLb}i_{La} &= C_{HB} \frac{dv_{CLb}}{dt} v_{CLb} \Rightarrow v_{CLb} \\ &= \sqrt{\frac{2}{C_{HB}} \int v_{HBL}i_{La} dt + V_{CLb0}^2} \end{aligned} \quad (17)$$




Fig. 4. Theoretical  $\alpha_a$  for maintaining the total energy balancing of the hybrid phase leg under different  $M$  and  $\varphi$ .

where  $V_{Ca0}$ ,  $V_{CUb0}$ , and  $V_{CLb0}$  are the initial voltages of the equivalent SMs. As illustrated in (15)–(17), to maintain the capacitor voltage balance of the FB-WSC and HB-WSC, the integral terms, which represent the accumulated energy of the WSC, must be zero over a fundamental period.

Taking phase  $a$  for analysis (similar results can be obtained for phase  $c$ ). According to Fig. 3(a), the accumulated energy  $W_{FBa}$  of the FB-WSC over a fundamental period can be calculated as

$$\begin{aligned} W_{FBa} &= \int_{\alpha_a/\omega}^{(\pi+\alpha_a)/\omega} (1/2 v_{PN} - V_m \sin(\omega t)) I_m \sin(\omega t + \varphi) dt \\ &+ \int_{(\pi+\alpha_a)/\omega}^{(2\pi+\alpha_a)/\omega} (-1/2 v_{PN} - V_m \sin(\omega t)) I_m \sin(\omega t + \varphi) dt \\ &= \frac{I_m (2 V_{PN} \cos(\alpha_a + \varphi) - \pi V_m \cos(\varphi))}{\omega}. \end{aligned} \quad (18)$$

To ensure  $W_{FBa} = 0$ , the lagging phase angle of the switching signal  $S_{Ua}$  under different operation conditions needs to be

$$\alpha_a = \begin{cases} -\arccos(1/4\pi M \cos \varphi) - \varphi, \varphi \in [-1/2\pi, 0] \\ \arccos(1/4\pi M \cos \varphi) - \varphi, \varphi \in [0, 1/2\pi] \end{cases} \quad (19)$$

where  $M = 2V_m/V_{PN}$  is defined as the modulation index of the converter and  $M \in [0, 1]$ . Equation (19) is defined as the energy balance condition of the hybrid phase leg. Fig. 4 illustrates the relationship among  $M$ ,  $\varphi$ , and  $\alpha_a$ . It can be found that varying modulation indices  $M$  and power factor angles  $\varphi$  require different  $\alpha_a$  (the turned-ON angle of the  $S_{Ua}$ ) to be set to maintain the total energy balance of the hybrid phase leg.

For phase  $b$ , the accumulated energy of the upper HB-WSC over a fundamental period can be calculated as

$$\begin{aligned} W_{HBU} &= \int_{\alpha_a/\omega}^{(2\pi+\alpha_a)/\omega} v_{HBU}i_{Ua} dt \\ &= \frac{2\pi}{\omega} \left( \frac{i_{DC} v_{PN}}{2} - \frac{3V_m I_m \cos \varphi}{4} \right). \end{aligned} \quad (20)$$

By substituting (13) into (20), it can be proved that  $E_{HBU}$  is always equal to 0, regardless of the values of  $M$  and  $\varphi$ . Similarly, for the lower HB-WSC, the accumulated energy is

$$W_{HBL} = \int_{\alpha_a/\omega}^{(2\pi+\alpha_a)/\omega} v_{HBL}i_{La} dt$$




Fig. 5. Relationship among  $V_{Cm}/V_{PN}$ ,  $\varphi$ , and  $M$ .

$$= \frac{2\pi}{\omega} \left( \frac{i_{DC} v_{PN}}{2} - \frac{3V_m I_m \cos \varphi}{4} \right) = 0. \quad (21)$$

This implies that the energy of the HB-WSC in AHPL-MMC is automatically balanced when the energy of the other two hybrid phase legs is balanced.

### III. PARAMETER DESIGN OF THE AHPL-MMC

#### A. Number of SMs

For the hybrid phase leg of phase  $a$ , it can be seen from Fig. 3(a) that under varying lagging angle  $\alpha_a$ , the maximum output voltage  $V_{Cm}$  of the FB-WSC differs and can be determined by

$$V_{Cm} = 1/2 V_{PN} + V_m |\sin \alpha_a|. \quad (22)$$

Substituting (19) into (22), we can obtain (23) shown at the bottom of this page.

The relationship among  $V_{Cm}/V_{PN}$ ,  $\varphi$ , and  $M$  is drawn in Fig. 5. As  $M$  decreases,  $V_{Cm}/V_{PN}$  initially increases and then decreases, reaching a maximum value of approximately 0.82 when  $M$  is around 0.9 and  $\varphi = 0$ . Therefore, to generate this maximum output voltage under all operation conditions, the total capacitor voltage of all cascaded FBSMs in FB-WSC should be larger than  $0.82V_{PN}$ .

In addition, to block the fault current in case of pole-to-pole dc short-circuit fault, each FB-WSC needs to withstand the ac line voltage, as shown in Fig. 6. Therefore, the total capacitor voltage of the cascaded FBSMs should be larger than  $\sqrt{3}V_m$ .

Considering the above-mentioned two requirements, the SM number in each FB-WSC can be determined by

$$N_{FBSM} = \max \left\{ \frac{0.82V_{PN}}{V_{CN} M_{WSC}}, \frac{\sqrt{3}M V_{PN}}{2V_{CN}} \right\} \quad (24)$$

where  $V_{CN}$  is the nominal voltage of the SM capacitor.  $M_{WSC}$  is the modulation index of the WSC and  $M_{WSC} \in [0, 1]$ .

For the traditional phase leg of phase  $b$ , the maximum output voltage of the upper or lower HBSMs is  $V_{PN}$ , so the SM number in each HB-WSC is

$$N_{HBSM} = V_{PN}/V_{CN}. \quad (25)$$




Fig. 6. Equivalent circuit of the AHPL-MMC under pole-to-pole DC short-circuit fault ( $v_a > v_b$ ,  $v_a > v_c$ ).

Each DS in the hybrid phase leg needs to withstand  $V_{PN}$  when turned OFF. Assuming that the DS uses the same type of switch as SMs, the number of switches in each DS is

$$N_{DS} = V_{PN}/V_{CN}. \quad (26)$$

Thus, the total number of switches used in AHPL-MMC is

$$N_{SW} = 8(N_{FBSM} + N_{HBSM}). \quad (27)$$

For the traditional HB-MMC, the SM number in each HB-WSC is also selected as (25), and the total number of switches is  $12N_{HBSM}$ .

#### B. Filter Inductance

The requirement for the ac side filter inductor  $L_f$  in both the HB-MMC and AHPL-MMC is small, as their output voltages exhibit low harmonic content. Consequently, the ac side filter inductor for the AHPL-MMC can be designed to be identical to that of the HB-MMC, specifically at 0.02 p.u. [25], which is

$$L_f = 0.02 \times \frac{3V_m^2}{2\omega S_{base}} \quad (28)$$

where  $S_{base}$  is the apparent power of the converter.

The bridge arm inductors  $L_{arm}$  in the HB-MMC serve two primary functions: they help suppress circulating currents and limit the rising rate of fault current under dc faults. The latter function is predominant, and the inductors can be sized between 0.1 and 0.3 p.u. [27]. In the proposed AHPL-MMC, there is no circulating current between phases, therefore, the bridge arm inductor is utilized solely to limit the rising rate of the fault current. Fig. 7 illustrates the equivalent discharging circuit of the HB-MMC and AHPL-MMC at the instant of dc pole-to-pole fault occurrence. Assuming that the capacitor voltage remains constant at this time, and the total output voltage of the upper and lower HB-WSCs is equal to  $V_{PN}$ . It can be observed that three sets of equivalent common-mode voltage sources of the HB-MMC discharge through the bridge arm inductor, resulting in a fault current rise rate that is three times greater than that of the AHPL-MMC. Consequently, for the same fault current

$$\frac{V_{Cm}}{V_{PN}} = \begin{cases} 1/2 + 1/2M |\sin[-\arccos(1/4\pi M \cos \varphi) - \varphi]|, & \varphi \in [-1/2\pi, 0] \\ 1/2 + 1/2M |\sin[\arccos(1/4\pi M \cos \varphi) - \varphi]|, & \varphi \in [0, 1/2\pi] \end{cases} \quad (23)$$




Fig. 7. Equivalent discharging circuit of the (a) HB-MMC and (b) AHPL-MMC at the instant of DC pole-to-pole fault occurrence.




Fig. 8. Maximum energy fluctuation of the AHPL-MMC and traditional MMC.

rise rate, the bridge arm inductance of the AHPL-MMC is only one-third that of the HB-MMC, which is

$$L_{\text{arm}} = \frac{1}{3} L_{\text{arm}}^{\text{HB-MMC}} = (0.1 - 0.3) \times \frac{V_m^2}{2\omega S_{\text{base}}}. \quad (29)$$

### C. SM Capacitance

The SM capacitance is designed according to the maximum energy fluctuation, i.e.,  $\Delta E_{\text{FB\_Max}}$  and  $\Delta E_{\text{HB\_Max}}$ , of the cascaded SMs [21], which can be expressed as

$$C_{\text{FBSM}} = \frac{\Delta E_{\text{FB\_Max}}}{2\varepsilon N_{\text{FBSM}} V_{\text{CN}}^2}, C_{\text{HBSM}} = \frac{\Delta E_{\text{HB\_Max}}}{2\varepsilon N_{\text{HBSM}} V_{\text{CN}}^2} \quad (30)$$

where  $\varepsilon$  is the peak-to-average voltage ripple factor. Since  $E_{\text{FB}}$  and  $E_{\text{HB}}$  are piecewise functions, as shown in Fig. 3. The numerical integration method is applied to find the maximum  $E_{\text{max}}$  and minimum  $E_{\text{min}}$  values of  $E_{\text{FB}}$  and  $E_{\text{HB}}$ , respectively. Fig. 8 illustrates the measured maximum energy fluctuation of FB-WSC and HB-WSC under various power factor angles and rectifier/inverter modes when  $M = 0.9$ . This figure also includes the maximum energy fluctuation of the cascaded HBSMs in traditional MMC for comparison [28]. As can be seen in Fig. 8, At the rated point ( $\varphi = 0$ ), the  $\Delta E_{\text{FB\_Max}}$  of FB-WSC in AHPL-MMC is measured at  $0.6712e^{-3} V_{\text{PN}} I_m (\text{J})$ , while the  $\Delta E_{\text{HB\_Max}}$  of HB-WSC is measured at  $0.8023e^{-3} V_{\text{PN}} I_m (\text{J})$ . In comparison, the  $\Delta E_{\text{HB\_Max}}$  of HB-WSC in traditional HB-MMC is measured at  $1.1327e^{-3} V_{\text{PN}} I_m (\text{J})$ . A smaller maximum energy fluctuation

TABLE II  
MAIN PARAMETERS OF A MMC SYSTEM

Parameters	Symbol	Value
DC source voltage	$V_{\text{DC}}$ or $V_{\text{PN}}$	200 kV
The inner resistor of the DC source	$R_{\text{DC}}$	0.5 $\Omega$
AC voltage magnitude	$V_m$	90 kV
AC current magnitude	$I_m$	1 kA
Apparent power	$S_{\text{base}}$	135Mvar
Angular frequency	$\omega$	$100\pi$ rad/s
Nominal SM capacitor voltage	$V_{\text{CN}}$	1.6 kV

TABLE III  
PARAMETER COMPARISON FOR HB-MMC, H-MMC, AND AHPL-MMC

Parameters	HB-MMC	H-MMC	AHPL-MMC
Number of SMs in WSC, $N_{\text{FBSM}}$ or $N_{\text{HBSM}}$	125	125	$N_{\text{FBSM}}:114$ $N_{\text{HBSM}}:125$
Number of switches in DS, $N_{\text{DS}}$	None	None	125
Total number of switches, $N_{\text{SW}}$	1500	2250	1912
AC side filter inductance, $L_f$	5.73mH	5.73mH	5.73mH
Bridge arm inductance, $L_{\text{arm}}$	50mH	50mH	17mH
SM capacitance, $C_{\text{FBSM}}$ or $C_{\text{HBSM}}$	7.1mF	7.1mF	$C_{\text{FBSM}}: 4.6\text{mF}$ $C_{\text{HBSM}}: 5\text{mF}$
DC circuit breaker	Yes	No	No

can lead to smaller SM capacitance. Therefore, the SM capacitance of the AHPL-MMC can be reduced.

### D. Parameter Comparison

Table II presents the main parameters of a MMC system. For the purpose of parameter calculation, we select the values  $M = M_{\text{SM}} = 0.9$ ,  $\varphi = 0$ , and  $\varepsilon = 5\%$  as examples. Based on (24)–(30), we can derive the component parameters for the HB-MMC, the hybrid MMC (H-MMC) incorporating 50% FBSMs [29], and the AHPL-MMC, which are detailed in Table III.

In comparison to traditional HB-MMC, the proposed AHPL-MMC demonstrates a 36.27% reduction in the total number of SMs, a 56.83% decrease in the total energy storage requirements of SM capacitors, and an 88.67% reduction in the total inductance of the bridge arm. Although the total number of switches increases by 27.47%, it provides dc fault-blocking capability. In comparison to the H-MMC, which also does not require a dc circuit breaker, the total number of switches decreases by 15%. These attributes will contribute to improvements in both the cost and volume of the converter.

## IV. PERFORMANCE COMPARISON

### A. Current Stress

For the traditional HB-MMC, taking the upper bridge arm of phase  $a$  as an example, the RMS current  $i_U$  of the bridge arm over the fundamental cycle can be calculated as

$$i_U = \sqrt{\frac{1}{T} \int_0^T \left[ \frac{I_{\text{DC}}}{3} + \frac{I_m}{2} \sin(\omega t + \varphi) \right]^2 dt}$$

$$= \frac{I_m \sqrt{(M \cos \varphi)^2 + 2}}{4}. \quad (31)$$

For the proposed AHPL-MMC, the current flowing through the FB-WSC in phases  $a$  or  $c$  is equal to the ac current, and the RMS current is  $I_{FB} = \sqrt{2}I_m/2$ . According to the current expression of the upper DS in phase  $a$ , the RMS current  $I_{DS}$  can be calculated as

$$I_{DS} = \sqrt{\frac{1}{T} \int_{\alpha_a}^{\pi+\alpha_a} i_{U_a}^2 dt} = \frac{I_m}{2}. \quad (32)$$

According to the current expression of the upper bridge arm in phase  $b$ , the RMS current  $I_{HB}$  can be calculated as

$$\begin{aligned} I_{HB} &= \sqrt{\frac{1}{T} \int_0^T i_{U_b}^2 dt} \\ &= \frac{I_m \sqrt{240 - 144\sqrt{3}/\pi + (18\sqrt{3}\pi - 108)(M \cos \varphi)^2}}{24}. \end{aligned} \quad (33)$$

By substituting  $M = 0.9$  and  $\varphi = 0$  into (31)–(33), we can find that the current stress of the FBSM, DS, and HBSM in the AHPL-MMC is increased by 68.7%, 19.3%, and 22.8%, respectively, compared to the HBSM in the HB-MMC. This increase in current stress is likely to result in a higher cost for the switches and SM capacitors.

### B. Power Loss of Switches

According to the simplified power loss calculation method for MMCs [21], [28], it is assumed that the IGBT and its antiparallel diode exhibit the same turn-ON voltage drop, denoted as  $V_F$ . By neglecting the switching power loss due to the relatively low switching frequency, the conduction power loss can be assessed based on the number of switches within the conduction path, the absolute current flowing through them, and the turn-ON voltage drop.

For each FBSM in phases  $a$  or  $c$ , there are always two switches conducting, regardless of the current direction and the states of the FBSM. The power loss of the FB-WSC can be calculated as

$$\begin{aligned} P_{FB-WSC} &= 2N_{FBSM}V_F \times \frac{1}{T} \int_0^{2\pi/\omega} |I_m \sin(\omega t + \varphi)| dt \\ &= \frac{4N_{FBSM}V_F I_m}{\pi}. \end{aligned} \quad (34)$$

The upper and lower DSs are alternatively conducting, the total power loss can be calculated as

$$\begin{aligned} P_{DS} &= \underbrace{N_{DS}V_f \times \frac{1}{T} \int_{\alpha_a/\omega}^{(\pi+\alpha_a)/\omega} |I_m \sin(\omega t + \varphi)| dt}_{\text{upperDSs}} \\ &+ \underbrace{N_{DS}V_f \times \frac{1}{T} \int_{(\pi+\alpha_a)/\omega}^{(2\pi+\alpha_a)/\omega} |I_m \sin(\omega t + \varphi)| dt}_{\text{lowerDSs}} \end{aligned}$$




Fig. 9. Conduction power loss of (a) traditional HB-MMC and (b) AHPL-MMC.

$$= \frac{2N_{DS}V_f I_m}{\pi}. \quad (35)$$

For each HBSM in phase  $b$ , one of the two switches is always conducting, regardless of the current direction and the states of the HBSM. Taking the upper HB-WSC as an example, its power loss can be calculated as

$$\begin{aligned} P_{HB-WSC} &= N_{HBSM}V_F \times \frac{1}{T} \int_0^{2\pi/\omega} |i_{U_b}| dt \approx \frac{N_{HBSM}V_F I_m}{4\pi} \\ &\left[ 3\sqrt{16 - 9M^2(\cos \varphi)^2} - \sqrt{3}\sqrt{16 - M^2\pi^2(\cos \varphi)^2} \right. \\ &\quad \left. + 9M \cos(\varphi) \arcsin(3/4 M \cos \varphi) \right. \\ &\quad \left. + 9M \arccos(1/4\pi M \cos \varphi) \cos \varphi - 4\pi M \cos \varphi \right]. \end{aligned} \quad (36)$$

Therefore, the total power loss of the three-phase legs in AHPL-MMC can be expressed as

$$P_{Loss} = 2(P_{FB-WSC} + P_{DS} + P_{HB-WSC}). \quad (37)$$

For traditional HB-MMC, the power loss of each bridge arm is the same. Taking the upper bridge arm in phase  $a$  as an example, the power loss can be calculated as

$$\begin{aligned} P_{HB-MMC}^{HB-WSC} &= N_{HBSM}V_F \times \frac{1}{T} \int_0^{2\pi/\omega} \left| \frac{I_{DC}}{3} + \frac{1}{2}I_m \sin(\omega t + \varphi) \right| dt \\ &= \frac{N_{HBSM}V_F I_m}{2\pi} \left[ 2\sqrt{1 - (1/2 M \cos \varphi)^2} + \right. \\ &\quad \left. M \cos \varphi \arcsin(1/2 M \cos \varphi) \right]. \end{aligned} \quad (38)$$

Therefore, the total power loss of the HB-MMC is

$$P_{Loss}^{HB-MMC} = 6P_{HB-MMC}^{HB-WSC}. \quad (39)$$

For the H-MMC utilizing 50% FBSMs, the power loss is 1.5 times greater than that of the HB-MMC. Based on the system parameters and assuming  $V_F$  is 2V, the power losses of the HB-MMC and the AHPL-MMC can be calculated under various power factor angles and modulation indices, as illustrated in Fig. 9. At the rated operating point ( $M = 0.9$  and  $\varphi = 0$ ), the conduction loss of the HB-MMC is 0.527 MW, while the conduction loss of AHPL-MMC is 1.098 MW, which is approximately 2.08 times greater. The primary reason for the increased conduction loss in AHPL-MMC is that both phases  $a$  and  $c$  utilize FBSMs

and DSs. This configuration results in a longer flow path for the ac currents, leading to higher power losses. However, in comparison to the H-MMC with blocking capability, the power loss of the AHPL-MMC is increased by only 38.9%.

### C. Cost and Volume

Accurately calculating the cost and volume of new MMC topologies is difficult due to the significant variations in the size and cost of essential components, which are greatly influenced by different types, parameters, and manufacturers. Currently, approximate estimation methods are mainly used. For instance, in [30] and [31], the authors select specific types of IGBT switches and SM capacitors to calculate the actual costs and volumes of various MMC topologies, based on their sale prices and data sheets. In [32] and [33], the authors calculate the per unit values of volume and cost for the new topologies, based on the proportional relationship of component consumption. This article also employs the per-unit method. Since the SM capacitance and the switch current stress in the proposed AHPL-MMC differ from those in the HB-MMC, a correction coefficient related to the RMS current is introduced.

The cost and volume of SM capacitors are influenced by factors such as capacitance, the number of SMs, and the RMS current. It can be approximated that the cost and volume of SM capacitors in the AHPL-MMC are  $K_{\text{cap}}$  times greater than those in the HB-MMC. The  $K_{\text{cap}}$  is given by

$$K_{\text{cap}} = \frac{2N_{\text{FB SM}} C_{\text{FB SM}} I_{\text{FB}} + 2N_{\text{HB SM}} C_{\text{HB SM}} I_{\text{HB}}}{6N_{\text{HB SM}}^{\text{HB-MMC}} C_{\text{HB SM}}^{\text{HB-MMC}} I_U}. \quad (40)$$

The cost of switches is influenced by both the number of switches and their RMS current, while the volume is directly related to the number of switches. It can be approximated that the cost of the switches in the AHPL-MMC is  $K_{\text{sw1}}$  times that of the HB-MMC, and its volume is  $K_{\text{sw2}}$  times greater. The  $K_{\text{sw1}}$  and  $K_{\text{sw2}}$  are given by

$$K_{\text{sw1}} = \frac{4N_{\text{DS}} I_{\text{DS}} + 8N_{\text{FB SM}} I_{\text{FB}} + 4N_{\text{HB SM}} I_{\text{HB}}}{6N_{\text{HB SM}}^{\text{HB-MMC}} I_U} \quad (41)$$

$$K_{\text{sw2}} = \frac{4N_{\text{DS}} + 8N_{\text{FB SM}} + 4N_{\text{HB SM}}}{6N_{\text{HB SM}}^{\text{HB-MMC}}}. \quad (42)$$

The cost and volume of the bridge arm inductor are influenced by the inductance value, the number of inductors, and the RMS current. It can be approximated that the cost and volume of the bridge arm inductor in AHPL-MMC are  $K_{\text{ba}}$  times greater than those in HB-MMC. The  $K_{\text{ba}}$  is given by

$$K_{\text{ba}} = \frac{2L_{\text{arm}} I_{\text{DC}}}{6L_{\text{arm}}^{\text{HB-MMC}} I_U}. \quad (43)$$

The cost and volume of the valve's cooling system are directly related to the power loss of the switches. It can be estimated that the cost and volume of the cooling system for the AHPL-MMC are 1.5 times greater than those of the HB-MMC. Given that the AHPL-MMC possesses dc fault-blocking capability, there is no requirement for a dc circuit breaker, resulting in zero associated costs and volume. Aside from these distinctions, the costs and volumes of the dc smoothing reactors, ac transformers (including

TABLE IV  
PER-UNIT COST AND VOLUME COMPARISON OF THE HB-MMC,  
H-MMC, AND AHPL-MMC

Items	HB-MMC		H-MMC		AHPL-MMC	
	Cost	Volume	Cost	Volume	Cost	Volume
Capacitor in valve	0.15	0.27	0.15	0.27	0.093	0.168
Switch in valve	0.21	0.12	0.315	0.18	0.384	0.152
Cooling system	0.02	0.07	0.03	0.105	0.03	0.105
Bridge arm inductor	0.06	0.17	0.06	0.17	0.011	0.031
Smoothing reactors	0.04	0.05	0.04	0.05	0.04	0.05
DC breaker	0.30	0.03	0	0	0	0
AC transformer & filter	0.06	0.09	0.06	0.09	0.06	0.09
Others	0.16	0.20	0.16	0.20	0.16	0.2
TOTAL	1.00	1.00	0.815	1.065	0.778	0.796

ac filters), and other equipment (such as switching equipment, starting resistors, etc.) for both AHPL-MMC and HB-MMC are similar.

In contrast to the HB-MMC, the H-MMC exhibits differences in the number of switches and associated power losses. Furthermore, dc circuit breakers are not necessary. The cost and volume of the remaining components align with those of the HB-MMC.

Substituting the rated system parameters into (40)–(43), we can obtain  $K_{\text{cap}} = 0.621$ ,  $K_{\text{sw1}} = 0.183$ ,  $K_{\text{sw2}} = 1.27$ , and  $K_{\text{ba}} = 0.184$ . Columns 2 and 3 of Table IV present the cost and volume proportions of each key component in a typical HB-MMC [32], [34], while columns 4, 5 and 6, 7 display the calculated per-unit value of cost and volume for the H-MMC and the proposed AHPL-MMC, respectively. In comparison to the HB-MMC, the AHPL-MMC exhibits an increase in both the cost of switches and the volume of the cooling system. However, there is a notable reduction in the cost and volume of the SM capacitor and bridge arm inductor. Consequently, the overall cost of the AHPL-MMC can be reduced by 22.2%, while its volume can be decreased by 20.4%. When compared to the H-MMC, the proposed AHPL-MMC demonstrates a cost reduction of 4.54% and a volume reduction of 25.26%.

## V. CONTROL STRATEGY

The overall control structure of the AHPL-MMC is illustrated in Fig. 10(a), which mainly contains five parts. The typical ac current inner-loop control (in  $dq$  frame) is applied to calculate the three-phase modulation signal  $v_a^*$ ,  $v_b^*$ , and  $v_c^*$ . The modeling and design of this loop is mature, and thus will not be discussed in this article. The closed-loop energy balancing of phases  $a$  and  $c$  is applied to generate the lagging phase angles  $\alpha_a$  and  $\alpha_c$ . The closed-loop energy balancing of phase  $b$  is applied to generate the dc current reference, which is subsequently tracked by an inner dc current loop, ultimately obtaining the reference common-mode voltage  $v_{\text{PN}}^*$ . A more detailed discussion on the design and modeling of these loops will follow. The modulator is responsible for generating the switching signals for both the SMs and DSs. The detailed modulation scheme is presented in Fig. 10(b). The reference output voltage of each FB-WSC and HB-WSC, namely  $v_{\text{HBU}}^*$ ,  $v_{\text{HBL}}^*$ ,  $v_{\text{FBa}}^*$ , and  $v_{\text{FBc}}^*$ , can be calculated based on (6) and (11), respectively. According to (2), the driving pulse of the DS can be generated by utilizing the  $\alpha_a$ ,  $\alpha_c$ , and the




Fig. 10. Control strategies of the AHPL-MMC. (a) Overall structure. (b) Detail of the modulator block.




Fig. 11. Control strategy of the DC current.

synchronization signal  $\omega t$  that is calculated by the phase-locked-loop of the ac voltage.

To achieve individual capacitor voltage balancing in each FB-WSC and HB-WSC, different low-level modulation and control methods can be applied depending on the number of SMs. For example, the nearest level modulation (NLM) with capacitor voltage sorting method [17] can be used for a large number of SMs, while the carrier-phase-shift pulsewidth modulation (CPS-PWM) with modulation signal compensation method [21], [35] can be used for a small number of SMs.

#### A. DC Current Inner Loop

From (8), by controlling the common-mode voltages of the upper and lower HB-WSCs, the dc current can be effectively adjusted. Fig. 11 shows the control strategy of the dc current, where a typical proportional-integral (PI) controller is utilized. The open-loop transfer function  $G_{open}(s)$  can be expressed as

$$G_{open}(s) = -\frac{k_p s + k_i}{s} \times \frac{1}{2L_{arm}s + R_{DC}}. \quad (44)$$

Applying the pole-zero cancellation method, we can obtain

$$\frac{k_p}{k_i} = \frac{R_{DC}}{2L_{arm}}, \omega_c = \frac{-k_p}{2L_{arm}} \Rightarrow k_p = -2L_{arm}\omega_c, k_i = -\frac{4L_{arm}^2\omega_c}{R_{DC}} \quad (45)$$




Fig. 12. Energy balance control strategy of the hybrid phase leg in phase a.




Fig. 13. Small-signal model for energy balance control of the hybrid phase leg in phase a.

where  $\omega_c$  is the crossover angular frequency, which is selected as  $1000\pi$  rad/s in this paper. Substituting  $L_{arm} = 17e^{-3}$  H and  $R_{DC} = 0.5 \Omega$  into (45), we can obtain  $k_p = -106.8$  and  $k_i = -1570.1$ . The stability of the dc current control loop is evident, as it maintains a phase angle margin of  $90^\circ$  across the entire frequency spectrum.

#### B. Energy Balancing of Phases a and c

This article employs an averaging method over the fundamental period to analyze the energy-to-total-capacitor-voltage characteristics of the phase leg in phase a. Based on the accumulated energy  $W_{FBa}$ , the average power  $P_{FBa}$  can be expressed as

$$P_{FBa} = \frac{W_{FBa}}{T} = \frac{I_m V_{PN}}{\pi} \cos(\alpha_a + \varphi) - \frac{V_m \cos(\varphi)}{2}. \quad (46)$$

Using average power to replace instantaneous power, then (15) can be rewritten as

$$\bar{V}_{Ca} = \sqrt{\frac{2}{C_{FB}} \int P_{FBa} dt + V_{Ca0}^2}. \quad (47)$$

Fig. 12 illustrates the energy balance control strategy of the hybrid phase leg in phase a. To enhance the response speed and stability of the energy balance control during sudden changes in the power factor angle  $\varphi$ , the theoretical steady-state value of the lagging phase angle  $\alpha_a^*$  is implemented as feedforward, which is calculated by (19) with  $\varphi^* = \arctan(i_q^*/i_d^*)$  as the input.

Since the practical total capacitor voltage  $v_{Ca}$  contains low-frequency pulsation dominated by the second harmonic, the moving average filter (MAF) with a time window of  $T_0 = \pi/\omega$  can be used to extract the dc component  $\bar{V}_{Ca}$  and feed it back to the controller input.

Applying the linearization method to Fig. 12, the small signal model shown in Fig. 13 can be obtained. The first-order low-pass filter  $G_{LP\_2\omega}(s)$  is used to approximately replace the MAF $_{2\omega}(x)$  block, which is given by

$$G_{LP\_2\omega}(s) = \frac{0.3 \times 2\omega}{s + 0.3 \times 2\omega}. \quad (48)$$




Fig. 14. Test results of energy balance control of the hybrid phase leg in phase  $a$ . (a) Open-loop Bode diagram of the small signal model. (b) Step response comparison.

$K_{FBa}$  represents the proportional coefficient of the Plant after linearization, which is given by

$$K_{FBa} = \frac{-2I_m V_{PN} \sin(\alpha_a^* + \varphi^*)}{\pi C_{FB}} \times \frac{1}{2V_{Ca0}}. \quad (49)$$

It can be observed from (49) that the polarity of  $K_{FBa}$  is influenced by the sign of  $I_m$  and the sign of  $\sin(\alpha_a^* + \varphi^*)$ . According to the relationship between  $\varphi$  and  $\alpha$  depicted in Fig. 4, it is evident that the signs of  $\alpha_a^*$  and  $\varphi^*$  are identical, and their absolute values both lie within the range of  $[0, \pi/2]$ . It can be inferred that if  $\varphi^* > 0$ , then  $\sin(\alpha_a^* + \varphi^*) > 0$ ; otherwise,  $\sin(\alpha_a^* + \varphi^*) < 0$ . Furthermore,  $\varphi^*$  is associated with the active and reactive current references in the  $dq$  frame, namely  $i_d^*$  and  $i_q^*$ , and the sign of  $I_m$  corresponds to the sign of the active current reference  $i_d^*$ . Thus, upon simplification, it can be concluded that the polarity of  $K_{FBa}$  ultimately depends solely on the sign of  $i_q^*$ . Specifically, when  $i_q^* > 0$ ,  $K_{FBa}$  is less than 0, and when  $i_q^* < 0$ ,  $K_{FBa}$  is greater than 0. Given the variable polarity characteristics of  $K_{FBa}$ , a proportional item with a value of  $-\text{sgn}(i_q^*)$  should be series into the forward channel of the control block shown in Figs. 12 and 13, ensuring that the feedback control remains negative.

Taking  $i_q^* > 0$  as an example for analysis, according to Fig. 13, the open-loop transfer function  $G_{\text{open1}}(s)$  can be expressed as

$$G_{\text{open1}}(s) = \frac{k_{p1}s + k_{i1}}{s} \times \frac{I_m V_{PN} \sin(\alpha_a^* + \varphi^*)}{\pi V_{Ca0} C_{FB} s} \times \frac{0.3 \times 2\omega}{s + 0.3 \times 2\omega} \quad (50)$$

where  $k_{p1}$  and  $k_{i1}$  represent the proportional and integral constants, respectively. Utilizing the tuning method for a typical type-II system [36] and assuming the bandwidth  $h$  is equal to 5, the PI controller parameters can be calculated as

$$k_{p1} = \frac{1}{3} \times \frac{1.08\omega\pi V_{Ca0} C_{FB}}{I_m V_{PN} \sin(\alpha_a^* + \varphi^*)}, k_{i1} = \frac{\omega}{25} \times \frac{1.08\omega\pi V_{Ca0} C_{FB}}{I_m V_{PN} \sin(\alpha_a^* + \varphi^*)}. \quad (51)$$

Substituting the system parameters  $V_{Ca0} = 182.222\text{kV}$  ( $N_{\text{FBSM}} \times V_{\text{CN}}$ ),  $C_{FB} = 4.043e^{-5}\text{F}$ ,  $\alpha_a^* = 0.78565$  rad, and  $\varphi^* = 1e^{-4}$  rad into (51), we can obtain  $k_{p1} = 1.850e^{-5}$  and  $k_{i1} = 6.975e^{-4}$ . The open-loop Bode is presented in Fig. 14(a). The




Fig. 15. Schematic diagram of the current injection method. (a) Before the current injection. (b) After the current injection.

crossover angular frequency is 105 rad/s, and the phase angle margin is  $41.1^\circ$ , indicating that the system is stable. Fig. 14(b) presents the test results of the total capacitor voltages of the FB-WSC in phase  $a$ , with the reference stepping from 1 p.u. to 1.05 p.u. at  $t = 0.2$  s. Two models, the original model and the small signal model, exhibit similar trends during the transient state.

### C. Energy Balancing of Phase $b$

Equations (20) and (21) demonstrate that, under ideal conditions, the energy of the phase leg in phase  $b$  is inherently balanced. However, this proof does not account for system losses and parameter deviations. Consequently, in practical applications, it remains essential to implement a closed-loop controller to sustain the dynamic energy balance of the phase leg in phase  $b$ . From (20) and (21), it is evident that the total capacitor voltage of the HB-WSC is influenced by the parameters  $v_{PN}$ ,  $I_{DC}$ ,  $V_m$ , and  $I_m$ . Theoretically, the energy balance can be achieved by adjusting any of these four variables. In this study,  $i_{DC}$  is chosen as the control variable.

Assuming the dc current is controlled to be

$$i_{DC} = I_{DC} + i_{DC}^{\Sigma} + i_{DC}^{\Delta} \text{sgn}(v_b^*) \quad (52)$$

where  $i_{DC}^{\Sigma}$  and  $i_{DC}^{\Delta} \text{sgn}(v_b^*)$  are newly injected current components.  $I_{DC}$  is the original dc current calculated according to the power conservation (13). Fig. 15 illustrates the current waveforms of the branch current of the upper and lower bridge arm in phase  $b$ , namely  $i_{U_b}$  and  $i_{L_b}$ , before and after the current injection.

After the current injection, the accumulated energy of the upper and lower HB-WSCs over a fundamental period can be recalculated as

$$W_{\text{HBU}} = \int_{\alpha_a/\omega}^{(2\pi+\alpha_a)/\omega} v_{\text{HBU}} i_{U_b} dt = \frac{2\pi}{\omega} \left[ \frac{(I_{DC} + i_{DC}^{\Sigma}) v_{PN}}{2} - \frac{3V_m I_m \cos \varphi}{4} - \frac{2i_{DC}^{\Delta} V_m}{\pi} \right] \quad (53)$$




Fig. 16. Energy balance control strategy of upper and lower bridge arms in phase  $b$ .

$$W_{HBL} = \int_{\alpha_a/\omega}^{(2\pi+\alpha_a)/\omega} v_{HBL} i_{Lb} dt$$

$$= \frac{2\pi}{\omega} \left[ \frac{(I_{DC} + i_{DC}^{\Sigma}) v_{PN}}{2} - \frac{3V_m I_m \cos \varphi}{4} + \frac{2i_{DC}^{\Delta} V_m}{\pi} \right]. \quad (54)$$

Thus, we can obtain

$$W_{HBU} + W_{HBL} = 2\pi i_{DC}^{\Sigma} v_{PN} / \omega \quad (55)$$

$$W_{HBU} - W_{HBL} = -8i_{DC}^{\Delta} V_m / \omega. \quad (56)$$

It can be observed from (55) and (56) that the total energy of the upper and lower bridge arms of phase  $b$  is solely dependent on the current component  $i_{DC}^{\Sigma}$ , while the differential energy between the upper and lower bridge arms is solely related to the current component  $i_{DC}^{\Delta} \text{sgn}(v_b^*)$ . Consequently,  $i_{DC}^{\Sigma}$  can be utilized to regulate the total energy balance of the upper and lower bridge arms, whereas  $i_{DC}^{\Delta} \text{sgn}(v_b^*)$  can be employed to manage the energy balance difference between these arms.

Similar to phase  $a$ , we apply an averaging method over the fundamental period to model the energy-to-total-capacitor-voltage characteristics of the bridge arms in phase  $b$ . By utilizing average power instead of instantaneous power, the total capacitor voltages  $v_{CUb}$  and  $v_{CLb}$  of the HB-WSC, as described by (16) and (17), can be rewritten as

$$\bar{V}_{CUb} = \sqrt{\frac{2}{C_{HB}} \int \frac{W_{HBU}}{T} dt + V_{CUb0}^2} \quad (57)$$

$$\bar{V}_{CLb} = \sqrt{\frac{2}{C_{HB}} \int \frac{W_{HBL}}{T} dt + V_{CLb0}^2}. \quad (58)$$

Fig. 16 shows the energy balance control strategy of the upper and lower bridge arms in phase  $b$ . The  $v_{CUb} + v_{CLb}$  primarily comprises the second harmonic, so an MAF with a time window of  $T_0 = \pi/\omega$  is used to extract the dc component  $\overline{V_{CUb} + V_{CLb}}$ . Conversely,  $v_{CUb} - v_{CLb}$  predominantly contains the fundamental frequency component, so an MAF with a time window of  $T_0 = 2\pi/\omega$  to extract the dc component  $\overline{V_{CUb} - V_{CLb}}$ . As can be seen




Fig. 17. Small signal model of the total energy balance of the upper and lower bridge arms in phase  $b$ .

from Fig. 16, the dc current reference value consists of three parts.

- 1) The output of the total energy balance control ( $PI_2$ ) of the upper and lower bridge arms, namely  $i_{DC}^{\Sigma}$ .
  - 2) The output of the differential energy balance control ( $P_3$ ) of the upper and lower bridge arms, namely  $i_{DC}^{\Delta} \text{sgn}(v_b^*)$ .
  - 3) The feedforward term, which is calculated by  $p_{AC}/V_{PN}$ .
- At steady state,  $p_{AC}/V_{PN} = I_{DC}$ .

It should be noted that the bandwidth of the dc current inner loop (see Fig. 11) is significantly larger than that of the bridge arm energy balance control. Therefore, it can be assumed that the actual  $i_{DC}$  is always equal to its reference value  $i_{DC}^*$ , so a unit proportional link (indicated by the green triangle) is used to replace the dc current inner loop in Fig. 16.

Since the control effects of  $i_{DC}^{\Sigma}$  and  $i_{DC}^{\Delta} \text{sgn}(v_b^*)$  are decoupled from each other, the total energy balance loop and differential energy balance loop, as shown in Fig. 16, can be linearized independently, allowing for the design of the controller parameters. By assuming  $i_{DC}^{\Delta} = 0$  and substituting this value into (57)–(58) and Fig. 16, a small signal model for the total energy balance path can be derived after linearization, as depicted in Fig. 17. Similarly, the low-pass filter  $G_{LP,2\omega}(s)$  is utilized in place of the moving average filter  $MAF_{2\omega}(x)$ .  $K_{SUM}$  represents the proportional coefficient of the linearized Plant, which can be calculated as

$$K_{SUM} = \frac{V_{PN}}{2C_{HB}} \left( \frac{1}{V_{CUb0}} + \frac{1}{V_{CLb0}} \right) = \frac{V_{PN}}{V_{Cb0} C_{HB}}. \quad (59)$$

According to Fig. 17, the open-loop transfer function  $G_{open2}(s)$  can be expressed as

$$G_{open2}(s) = \frac{k_{p2}s + k_{i2}}{s} \times \frac{V_{PN}}{V_{Cb0} C_{HB} s} \times \frac{0.3 \times 2\omega}{s + 0.3 \times 2\omega} \quad (60)$$

where  $k_{p2}$  and  $k_{i2}$  represent the proportional and integral constants, respectively. Utilizing the tuning method for a typical type-II system [36], the proportional and integral constants can be calculated as

$$k_{p2} = \frac{1}{3} \times \frac{1.08\omega V_{Cb0} C_{HB}}{V_{PN}}, k_{i2} = \frac{\omega}{25} \times \frac{1.08\omega V_{Cb0} C_{HB}}{V_{PN}}. \quad (61)$$

Substituting the system parameters  $V_{Cb0} = 200$  kV ( $N_{HBSM} \times V_{CN}$ ) and  $C_{HB} = 4.012e^{-5}$  F into (61), we can obtain  $k_{p2} = 4.537e^{-3}$  and  $k_{i2} = 0.171$ . The open-loop Bode diagram is presented in Fig. 18(a). The crossover angular frequency is 105 rad/s, and the phase angle margin is 41.1°, indicating that the system is stable. Fig. 18(b) presents the simulation results of  $v_{CUb} + v_{CLb}$ , with its reference stepping from 1 to 1.05 p.u.




Fig. 18. Test results of total energy balance control of upper and lower bridge arm in phase  $b$ . (a) Open-loop Bode diagram of the small signal model. (b) Step response comparison.




Fig. 19. Small signal model of the differential energy balance of the upper and lower bridge arms in phase  $b$ .

at  $t = 0.2$  s. It is evident that the original model and the small signal model have similar trends of response.

By assuming  $i_{DC}^{\Sigma} = 0$  and substituting this value into (57)–(58) and Fig. 16, a small signal model for the differential energy balance path can be derived after linearization, as depicted in Fig. 19. Similarly, the low-pass filter  $G_{LP-\omega}(s)$  is utilized in place of the Moving average filter  $MAF_{\omega}(x)$ , which is given by

$$G_{LP-\omega}(s) = \frac{0.3 \times \omega}{s + 0.3 \times \omega}. \quad (62)$$

$K_{DIFF}$  represents the proportional coefficient of the linearized Plant, which is

$$K_{DIFF} = \frac{-2V_m}{\pi C_{HB} V_{CB0}} - \frac{2V_m}{\pi C_{HB} V_{CLB0}} = \frac{-4V_m}{\pi C_{HB} V_{CB0}}. \quad (63)$$

According to Fig. 19, the open-loop transfer function  $G_{open3}(s)$  can be expressed as

$$G_{open3}(s) = k_{p3} \times \frac{-4V_m}{\pi C_{HB} V_{CB0} s} \times \frac{0.3 \times \omega}{s + 0.3 \times \omega} \quad (64)$$

where  $k_{p3}$  represents the proportional constants of the  $P_3$  controller. Utilizing the tuning method for a typical type-I system [36] and assuming the damping ratio  $\xi$  is 0.707, the proportional constants can be calculated as

$$k_{p3} = -\frac{0.3\omega\pi C_{HB} V_{CB0}}{8V_m}. \quad (65)$$

Substituting the system parameters  $V_{CB0} = 200$  kV and  $C_{HB} = 4.012 e^{-5}$  F into (65), we can obtain  $k_{p3} = -3.299 e^{-3}$ . The open-loop Bode diagram of Fig. 19 is presented in Fig. 20(a). The crossover angular frequency is 42.9 rad/s, and the phase angle margin is  $65.5^\circ$ , indicating that the system is stable. Fig. 20(b) presents the simulation results of  $v_{CUb} - v_{CLb}$ , with its reference stepping from 0 to 0.05 p.u. at  $t = 0.2$  s. The original model and the small signal model also have similar results. These test results validate the correctness and effectiveness of




Fig. 20. Test results of differential energy balance control of upper and lower bridge arm in phase  $b$ . (a) Open-loop Bode diagram of the small signal model. (b) Step response comparison.




Fig. 21. Steady-state simulation results of AHPL-MMC. (a) Branch voltages of the FB-WSCs and HB-WSCs. (b) Three-phase AC currents. (c) DC current and branch current of bridge arm in phases  $b$ . (d) Branch current of bridge arm in phases  $a$  and  $c$ . (e) Total capacitor voltage of FB-WSC in phases  $a$  and  $c$ . (f) Total capacitor voltage of upper and lower HB-WSCs in phase  $b$ . (g) Part of capacitor voltages of FBSMs in phase  $a$ . (h) Part of capacitor voltages of upper HBSCs in phase  $b$ .

the small signal model, the parameter design method, and the control strategy.

## VI. SIMULATION AND EXPERIMENTAL VERIFICATION

### A. Simulation Results

To better illustrate the principle of the proposed topology and control method, simulation cases were performed for the AHPL-MMC. The main circuit parameters are listed in Tables II and III. Since hundreds of SMs are applied, the NLM with capacitor voltage sorting method is applied for low-level capacitor voltage balancing control in the simulation.

Fig. 21 illustrates the steady-state simulation results of the AHPL-MMC operating at unity power factor. As can be seen in Fig. 21(a)–(d), the ac currents exhibit nearly pure sine wave characteristics, while the branch voltages and currents of the FB-WSC and HB-WSC closely align with the theoretical values




Fig. 22. Dynamic response to the change in active and reactive current. (a) Active and reactive current. (b) Three-phase AC currents. (c) Total capacitor voltage of FB-WSCs in phases *a* and *c*. (d) Total capacitor voltage of upper and lower FB-WSCs in phase *b*. (e) DC current.

depicted in Fig. 3. In Fig. 21(e) and (f), the total capacitor voltages of the FB-WSC and HB-WSC are approximately 182.22 and 200 kV, respectively. Their peak-to-average voltage ripple are 9.05 kV and 9.95 kV, respectively, which closely match the design specification of 5%. Fig. 21(d) and (e) shows the voltages of the partial SM capacitors in phase *a* and in the upper bridge arm of phase *b*. The capacitor voltage sorting control ensures that the voltage of each SM capacitor fluctuates slightly around its nominal value of 1.6 kV.

The simulation results of the AHPL-MMC when changing the reference of the active and reactive ac current ( $i_d^*$  and  $i_q^*$ ) are shown in Fig. 22. It can be observed in Fig. 22(c) and (d) that the total capacitor voltages of the FB-WSCs and HB-WSCs respectively remain close to their nominal values. The transient time is small and the balancing performance is satisfactory, confirming the effectiveness of the proposed bridge arm energy balancing method. Besides, the dc current varies along with the active current and always exhibits a small current ripple, as shown in Fig. 22(e).

Fig. 23 illustrates the simulation results of the AHPL-MMC under symmetrical ac voltage sags. The ac voltages drop to 50% at  $t = 0.2$  s and return to normal at  $t = 0.4$  s. The active and reactive current references remain constant during this period. Fig. 23(b)–(d) demonstrates the smooth transients of the ac currents, and the maintenance of nominal values for




Fig. 23. Simulation results under symmetrical AC voltage sags. (a) Three-phase AC voltages. (b) Three-phase AC currents. (c) Total capacitor voltage of FBWSMs in phases *a* and *c*. (d) Total capacitor voltage of upper and lower HBWSMs in phase *b*. (e) DC current.

the total capacitor voltage of the FB-WSCs and HB-WSCs, with a response time of less than 0.1 s. In Fig. 23(e), the dc current is reduced by approximately 50% during the sag period, while still maintaining minimal current ripple.

Fig. 24 presents the simulation results of the AHPL-MMC under a pole-to-pole dc fault. The dc voltage drops to 0 kV at  $t = 0.3$  s and subsequently recovers to 200 kV at  $t = 0.35$  s. When the converter detects that the fault current exceeds the allowable limit or that the total capacitor voltages of each WSC deviate from their normal operational range, all driven signals are blocked. It is observed from Fig. 24(d) that the fault current rapidly decreases to zero after blocking. Once the fault is cleared, the converter can be restored to its rated operating status.

## B. Experimental Results

To further verify the functionality of the proposed topology, a scaled-down experimental prototype was constructed, as illustrated in Fig. 25. The dc voltage is 100 V, while the rated ac peak voltage stands at 45 V. The converter operates in inverter mode with a load resistance of 20  $\Omega$  connected on the ac side. Each FB-WSC and HB-WSC comprises two series SMs with nominal capacitor voltages of 50 V and 46 V, respectively. The capacitance of all SM capacitors is 1.8 mF. Both the ac and dc filtering inductors have a value of 3 mH. Due to the reduced number of SMs used, the CPS-PWM with modulation signal compensation is employed for low-level capacitor voltage balancing control. The switching frequency is set at 10 kHz and the control period is set at 100  $\mu$ s. The part numbers of




Fig. 24. Simulation results under a pole-to-pole DC fault. (a) DC voltage. (b) Three-phase AC currents. (c) Total capacitor voltages of each WSC. (d) DC current.




Fig. 25. Experimental prototype of the AHPL-MMC.

TABLE V  
KEY COMPONENTS OF THE EXPERIMENTAL PROTOTYPE

Components	Description
MOSFETs of SMs,	IRFB4229, 300V/38 mΩ
Diver Chip of SMs	IR2184, 20V/2.3A
MOSFETs of DSS,	NVHL080N120SC1, 1200V/110 mΩ
Diver Chip of DSS	IVCR1401DR, 35V/4A
Capacitor of SMs	RL2D471, 470μF/200V×4
Filter inductor	77438A7, 3mH/8A
Digital signal processor (DSP)	TMS320F28379D

the components used in the experiment prototype are listed in Table V.

Fig. 26 shows the steady-state experimental results obtained from the AHPL-MMC prototype. In Fig. 26(a), the FFT analysis of the measured three-phase ac currents indicates an average total harmonic distortion of 1.68%, which agrees with the operation standards. The measured high-frequency current ripple in the dc current is 30.7%, while a relatively small low-frequency




Fig. 26. Steady-state experimental results of AHPL-MMC. (a) AC currents and DC current. (b) Output voltages of the FB-WSCs and HB-WSCs. (c) Capacitor voltages of FB-WSCs in phases *a* and *c*. (d) Capacitor voltages of upper and lower HB-WSCs in phase *b*.

ripple can be found in the dc current. As can be seen in Fig. 26(b), the FB-WSC demonstrates five-level staircase waves, whereas the HB-WSC exhibits three-level staircase waves, depending on the SM number and type. Fig. 26(c) and (d) demonstrates the balanced capacitor voltage of each SM, closely aligning with its nominal value. The fluctuation pattern is akin to the total capacitor voltage observed in the simulation.

Fig. 27 presents the transient experimental results of the AHPL-MMC, illustrating the response when the active current reference suddenly changes from 1 to 0.5 p.u., while the reactive current reference is maintained at 0. In Fig. 27(a), the transient response of the dc current, ac current of phase *a*, and ac voltage of phase *a* is rapid, with no evident distortion or spikes. It is observed in Fig. 27(b) and (c) that the capacitor voltages of the FB-WSC and HB-WSC always remain balanced with small overshoot and response time. These simulation and experimental




Fig. 27. Step response of AHPL-MMC. (a) AC voltage/current of phase  $a$  and DC current. (b) Capacitor voltages of FBSMs in phases  $a$  and  $c$ . (c) Capacitor voltages of upper and lower HBSMs in phase  $b$ .

results validate the effectiveness of the proposed topology and control method.

## VII. CONCLUSION

This article introduces a new AHPL-MCC topology based on an innovative asymmetric hybrid phase leg configuration. Comprehensive analysis of the operation, parameter design, performance comparisons, and control strategies of the new converter are provided. Based on the results, the following conclusions can be made.

- 1) The AHPL-MMC demonstrates enhanced performance in terms of both cost and volume, primarily attributable to the substantial reduction in passive components.
- 2) The AHPL-MMC retains the advantages of the HB-MMC, providing a modulation index that ranges from 0 to 1, a tiny dc current ripple, the capability to operate in four quadrants, and the elimination of additional dc supporting capacitors or nonstandard ac transformers.
- 3) The proposed control strategy facilitates the stable operation of the AHPL-MMC, enabling it to effectively ride through both ac and dc faults.

The advantages of the proposed AHPL-MMC make it a promising topology suite for applications such as offshore wind power transmission and city center substations, where space is limited.

## REFERENCES

- [1] M. A. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, "Circuit topologies, modeling, control schemes, and applications of modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 4–17, Jan. 2015.
- [2] M. A. Perez, S. Ceballos, G. Konstantinou, J. Pou, and R. P. Aguilera, "Modular multilevel converters: Recent achievements and challenges," *IEEE Open J. Ind. Electron. Soc.*, vol. 2, pp. 224–239, Feb. 2021.
- [3] S. K. Patro and A. Shukla, "Control and derived topologies of parallel hybrid converter," *IEEE Trans. Ind. Appl.*, vol. 57, no. 1, pp. 598–613, Jan./Feb. 2021.
- [4] C. C. Davidson and D. R. Trainer, "Innovative concepts for hybrid multilevel converters for HVDC power transmission," in *Proc. 9th IET Int. Conf. AC DC Power Transmiss.*, 2010, pp. 1–5.
- [5] M. B. Ghat, S. K. Patro, and A. Shukla, "The hybrid-legs bridge converter: A flexible and compact VSC-HVDC topology," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2808–2822, Mar. 2021.
- [6] S. K. Patro and A. Shukla, "Modular directed series multilevel converter for HVDC applications," *IEEE Trans. Ind. Appl.*, vol. 56, no. 2, pp. 1618–1630, Mar./Apr. 2020.
- [7] I. C. Rath, S. K. Patro, and A. Shukla, "Parallel-hybrid converter based STATCOM: Operating principles and capacitor voltage control using fundamental frequency zero-sequence voltage," *IEEE Trans. Power Electron.*, vol. 37, no. 10, pp. 12134–12150, Oct. 2022.
- [8] E. Amankwah, A. Watson, R. Feldman, J. Clare, and P. Wheeler, "Experimental validation of a parallel hybrid modular multilevel voltage source converter for HVDC transmission," in *Proc. 28th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 1607–1614.
- [9] R. Feldman et al., "A hybrid modular multilevel voltage source converter for HVDC power transmission," *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1577–1588, Jul./Aug. 2013.
- [10] E. K. Amankwah, A. J. Watson, P. W. Wheeler, and J. C. Clare, "Control of a hybrid modular multilevel converter during grid voltage unbalance," in *Proc. 11th IET Int. Conf. AC DC Power Transmiss.*, 2015, pp. 1–8.
- [11] E. M. Farr, D. R. Trainer, O. E. Idehen, and K. Verzhinin, "The series bridge converter (SBC): AC faults," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4467–4471, May 2020.
- [12] E. Amankwah et al., "The series bridge converter (SBC): A hybrid modular multilevel converter for HVDC applications," in *Proc. 18th Eur. Conf. Power Electron. Appl.*, 2016, pp. 1–9.
- [13] S. K. Patro, A. Shukla, and M. B. Ghat, "Hybrid series converter: A DC fault-tolerant HVDC converter with wide operating range," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 1, pp. 765–779, Feb. 2021.
- [14] S. K. Patro and A. Shukla, "Hybrid phase converter with enhanced efficiency and DC fault tolerant capability for HVDC application," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2019, pp. 55–61.
- [15] J. Liu, D. Zhang, and D. Dong, "Modeling and control method for a three-level hybrid modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 2870–2884, Mar. 2022.
- [16] M. M. C. Merlin, T. C. Green, P. D. Mitcheson, F. J. Moreno, K. J. Dyke, and D. R. Trainer, "Cell capacitor sizing in modular multilevel converters and hybrid topologies," in *Proc. 16th Eur. Conf. Power Electron. Appl.*, Aug. 2014, pp. 1–10.
- [17] R. Zhang, S. Wang, J. Ma, P. Wang, K. Qin, and T. Liu, "Capacitor voltage balancing for alternate arm converter based on conduction angle and zero-sequence voltage," *IEEE Trans. Power Electron.*, vol. 38, no. 3, pp. 3268–3280, Mar. 2023.
- [18] Y. Xue, Z. Xu, and Q. Tu, "Modulation and control for a new hybrid cascaded multilevel converter with DC blocking capability," *IEEE Trans. Power Del.*, vol. 27, no. 4, pp. 2227–2237, Oct. 2012.
- [19] P. Sun, H. R. Wickramasinghe, and G. Konstantinou, "Hybrid multi-terminal HVDC system based on line-commutated and alternate arm converters," *IEEE Trans. Power Del.*, vol. 37, no. 2, pp. 993–1003, Apr. 2022.
- [20] E. M. Farr, R. Feldman, J. C. Clare, and O. F. Jasim, "The alternate arm converter 'extended-overlap' mode: AC faults," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5371–5388, May 2021.
- [21] R. Zhang et al., "Capacitor voltage balancing method for the hybrid multilevel converter considering grid voltage sags," *IEEE Trans. Power Electron.*, vol. 39, no. 9, pp. 11204–11216, Sep. 2024.
- [22] M. Huang, W. Li, J. Zou, and X. Ma, "Analysis and design of a novel hybrid modular multilevel converter with time-sharing alternative arm converter," *IEEE Trans. Ind. Electron.*, vol. 71, no. 1, pp. 14–26, Jan. 2024.

- [23] J. Liu, D. Dong, and D. Zhang, "A hybrid modular multilevel converter family with higher power density and efficiency," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 9001–9014, Aug. 2021.
- [24] J. Liu et al., "Analysis of hybrid modular multilevel rectifier operated at nonunity power factor for HVDC applications," *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10642–10657, Sep. 2022.
- [25] J. Liu and D. Dong, "A flying capacitor hybrid modular multilevel converter with reduced number of submodules and power losses," *IEEE Trans. Ind. Electron.*, vol. 70, no. 4, pp. 3293–3302, Apr. 2023.
- [26] K. Sharifabadi, L. Harnefors, H.-P. Nee, S. Norrga, and R. Teodorescu, "Modeling and simulation," in *Proc. Des., Control, Appl. Modular Multi-level Converters HVDC Transmiss. Syst.*, 2016, pp. 272–282.
- [27] Q. Tu, Z. Xu, H. Huang, and J. Zhang, "Parameter design principle of the arm inductor in modular multilevel converter based HVDC," in *Proc. Int. Conf. Power Syst. Technol.*, 2010, pp. 1–6.
- [28] J. Lan, W. Chen, X. Li, Y. Sun, L. Shu, and F. Deng, "A three-phase multiplexing arm modular multilevel converter with high power density and small volume," *IEEE Trans. Power Electron.*, vol. 37, no. 12, pp. 14587–14600, Dec. 2022.
- [29] R. Zeng, L. Xu, L. Yao, and B. W. Williams, "Design and operation of a hybrid modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1137–1146, Mar. 2015.
- [30] Y. Tang, M. Chen, and L. Ran, "A compact MMC submodule structure with reduced capacitor size using the stacked switched capacitor architecture," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 6920–6936, Oct. 2016.
- [31] J. N. Evans, P. Dworakowski, M. Al-Kharaz, S. Hegde, E. Perez, and F. Morel, "Cost-performance framework for the assessment of modular multilevel converter in HVDC transmission applications," in *Proc. 45th Annu. Conf. IEEE Ind. Electron. Soc.*, 2019, pp. 4793–4798.
- [32] W. Yang, Q. Song, and B. Zhao, "Energy storage requirement and low capacitance operation of unidirectional current H-bridge modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 11748–11759, Dec. 2019.
- [33] J. Lan, W. Chen, and L. Shu, "A hybrid submodule three-phase multiplexing arm modular multilevel converter with wide operation range and DC-fault blocking capability," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 11, no. 4, pp. 4148–4163, Aug. 2023.
- [34] M. Zhang, X. Jian, and Z. Lu, "Design of converter stations of Zhuhai 'internet +' flexible DC distribution network," *Southern Energy Construction*, vol. 7, no. 1, pp. 95–100, 2020.
- [35] B. Li, R. Yang, D. Xu, G. Wang, W. Wang, and D. Xu, "Analysis of the phase-shifted carrier modulation for modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 297–310, Jan. 2015.
- [36] Y. Li, S. Yang, K. Wang, and D. Zeng, "Research on PI controller tuning for VSC-HVDC system," in *Proc. Int. Conf. Adv. Power Syst. Autom. Protection*, Oct. 2011, pp. 261–264.



**Rui Zhang** (Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering, in 2015 and 2018, respectively, from Sichuan University, Chengdu, China, where he is currently working toward the Ph.D. degree in electrical engineering with the College of Electrical Engineering.

His research interests include power electronics, renewable energy power generation system, and electromagnetic transient simulation.



**Shunliang Wang** (Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Southwest Jiaotong University, Chengdu, China, in 2010 and 2016, respectively.

From 2017 to 2018, he was a Visiting Scholar with the Department of Energy Technology, Aalborg University, Aalborg, Denmark. He is currently an Associate Professor with the College of Electrical Engineering, Sichuan University. His current research interests include high voltage direct current transmission, power electronics-based power system, topology, control, modulation, and modeling of power converters.

Dr. Wang was the recipient of the Best Paper Award at the IEEE International Electrical and Energy Conference 2019 and the 18th international conference on AC and DC Power Transmission 2022, and the Outstanding Young Person Award for DC Power from the Chinese Society of Electrical Engineering.



**Junpeng Ma** (Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Southwest Jiaotong University, Chengdu, China, in 2013 and 2018, respectively.

He was a Guest Ph.D. Student with Aalborg University, from 2017 to 2018. He is currently an Associate Professor with Sichuan University, Chengdu, China. His research topics include the modeling and control of grid-connected converters applied in the new energy and the HVdc system.

Dr. Ma was the recipient of the Best Paper Award from the International Conference twice.



**Yajie Jiang** (Member, IEEE) received the B.Eng. degree in electrical engineering from the School of Electrical Engineering, Zhengzhou University, Zhengzhou, China, in 2015, the M.Eng. degree in electrical engineering from the School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China, in 2018, and the Ph.D. degree in electrical engineering from the Department of Electrical and Electronic Engineering, The University of Hong Kong, Hong Kong, China, in 2022.

From 2022 to 2023, he was a Distinguished Postdoctoral Fellow with The Hong Kong Polytechnic University, Hong Kong, China. He is currently a Research Fellow with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore. His research interests include power electronics, smart grid, and machine drives.



**Peng Wang** received the B.S. and M.S. degrees in electrical engineering, in 2014 and 2018, respectively, from the College of Electrical Engineering, Sichuan University, Chengdu, China, where she is currently working toward the Ph.D. degree in electrical engineering.

Her research interests include the modeling, stability analysis, and control of converters.



**Tianqi Liu** (Senior Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Sichuan University, Chengdu, China, in 1982 and 1986, respectively, and the Ph.D. degree from Chongqing University, Chongqing, China, in electrical engineering, in 1996.

She is currently a Professor with the College of Electrical Engineering, Sichuan University. Her research interests include power system analysis and stability control, HVdc, optimal operation, dynamic security analysis, dynamic state estimation, and load forecast.



**Yun Yang** (Senior Member, IEEE) received the B.Sc. degree in electrical engineering from Wuhan University, Wuhan, China, in 2012, and the Ph.D. degree in electrical engineering from The University of Hong Kong, Hong Kong, in 2017.

He was a Research Assistant Professor with the Department of Electrical Engineering, The Hong Kong Polytechnic University. He is currently an Assistant Professor with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore. His research interests include wireless power

transfer, renewable energy technologies, electric vehicles, power electronics, and advanced control.