

Development of a Half-Bridge Cell-Derived All-Inclusive Conducted Emission Noise Model for SiC-Based Single Phase Boost PFC Converter

Connor Reece¹, Graduate Student Member, IEEE, Naveed Ishraq², Graduate Student Member, IEEE, and Ayan Mallik³, Senior Member, IEEE

Abstract—This work presents a novel all-inclusive power electronic converter noise model comprised of both differential-mode (DM) and common-mode (CM) parasitic circuit components. Furthermore, a thorough modeling method and novel experiment-driven methodology to analyze the impact of the DM and CM circuit components on the resultant conducted emission electromagnetic interference in a single-phase power factor correction boost converter rated for 1 kW 120 VAC/400 VDC utilizing silicon-carbide MOSFETs is presented. This is achieved by predicting DM and CM noise corner frequencies and observing DM/CM noise corner frequencies in a novel half-bridge noise cell-based, all-inclusive converter parasitic circuit model. Frequency spectrum results find that eight DM noise corner frequencies are estimated by the proposed all-inclusive noise model with low average error of 6.45%, and the model further successfully identifies lumped CM capacitances present in the power converter system.

Index Terms—Common mode (CM), differential mode (DM), electromagnetic interference (EMI), power factor correction (PFC).

I. INTRODUCTION

FUTURE generation power electronic converter technology is anticipated to be dominated by wide bandgap (WBG) semiconductor devices in most low- and high-voltage, high-power applications areas currently implementing silicon (Si) power MOSFET semiconductor devices [1], [2]. This owes to the fact that GaN and silicone-carbide (SiC) devices exhibit far superior electrical and thermal characteristics over Si MOSFET technology [3], enabling a significant advancement in realizable converter power density and efficiency. However, despite these improvements in electrical and thermal performance, WBG devices do pose a challenge regarding both differential-mode (DM) and common-mode (CM) conducted emission (CE) electromagnetic interference (EMI) stemming from the power converter [4]. This inherent increase in DM and CM noise results in a larger

required volume of a passive EMI filter, which could be to the extent that the volumetric reduction in the power conversion stage is nullified [5]. This is especially likely if the filter is oversized for the actual converter CE EMI noise spectrum, and, on the other hand, if the filter is undersized the outcome is then failure to meet CE EMI requirements and delay of product time to market. Thus, it is of utmost importance in the design of a power converter system to adequately model the power stage capacitive C_p and inductive L_p parasitic couplings, and to further understand which $L_p C_p$ combinations most impact DM and CM noise compared to CE EMI standard requirements.

Therefore, the focus of this work is to address the impact of WBG semiconductor devices on CE EMI, for which noise interference within the typical standard 150 kHz–30 MHz frequency band is largely impacted, most prominently within the 1–30 MHz high-frequency band [4], [6], [7], [8], [9]. Across literature in the past few decades, modeling methods have incorporated both time- and frequency-domain calculations and simulations for estimating the DM and CM CE EMI noise spectrum. This is achieved by a variety of methods, such as physics-based calculations and analysis tools, namely partial element equivalent circuit analysis and finite element analysis (FEA) [9], [10], [11], [12], [13], [14], [15], [16], [17], [18]. In addition, physical measurements of the converter via a network analyzer, pulsed voltage stimulus, or different short and open circuit tests are commonly performed [19], [20].

In regard to DM CE EMI noise modeling, it has been found that a major noise propagation source is the switched power transfer inductor which may be modeled as an equivalent noise source by fast-Fourier transform of the switched current waveform [10]. However, for a comprehensive modeling of the entire DM noise path, it must be noted that the parasitic circuit elements of the bulk capacitor and the connected converter load itself can also contribute significantly to DM noise [11]. Moreover, for accurate modeling of the DM current noise, the switched inductor current and the effect of its current on the power loop parasitic inductances should additionally be observed, similar to as modeled in [12].

For CM CE EMI noise modeling, the main current propagation paths are through cabling capacitances, switched node capacitance, MOSFET heatsink capacitance, and the capacitance between PCB power/return planes and the conductive test

Received 31 March 2024; revised 23 June 2024 and 21 August 2024; accepted 18 October 2024. Date of publication 23 October 2024; date of current version 18 December 2024. This work was supported by the National Science Foundation under Grant 2236846. Recommended for publication by Associate Editor Z. Chen. (Corresponding author: Ayan Mallik.)

The authors are with the Department of Systems Engineering, Arizona State University, Mesa, AZ 85212 USA (e-mail: cjreece@asu.edu; nishraq@asu.edu; ayan.mallik@asu.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3485035>.

Digital Object Identifier 10.1109/TPEL.2024.3485035




Fig. 1. Single-phase totem pole boost PFC parasitic circuit model.

system protective Earth (PE) plane due to switched voltage transients [11], [12], [14], [15], [16], [18]. Further, it has been found that assuming balanced parasitic circuit components for estimating EMI as a means to derive simplified equivalent circuit models in [13] and [14] results in error for the high frequency 1–30 MHz band, again where WBG devices most impact the noise spectrum. This is because a power electronic converter oftentimes does not have matched parasitic components [9], [15], [21]. Notably for CM CE EMI, the identification of CM capacitances is a challenging task that typically involves iteration of the initial model estimate, done by error minimization in [22] and utilization of a Kalman filter in [23]. Although these works are able to accurately identify CM impedance in unique application scenarios, a universal method for identification of CM capacitances in a power converter does not presently exist.

In consideration of the above-mentioned findings in literature, this article proposes and experimentally validates a heterogeneous noise modeling framework for estimating DM and CM CE EMI in a single-phase totem pole PFC circuit topology utilizing 650 V_{DC} SiC MOSFETs rated for 120 V_{AC}/400 V_{DC} voltage conversion at 1 kW. The goal of this characterization effort is to put forth a widely applicable methodology to estimate parasitic couplings earlier in the power converter design and development process. This is accomplished by physics-based modeling, FEA simulation, and measurement of the DM and CM parasitic components of Fig. 1, excluding the CM capacitances from converter nodes to the test system PE plane. A novel half bridge-cell derived noise source model is next introduced which provides the mixed-DM and CM noise relations of the half-bridge cell and subsequent impact on the neighboring converter circuits. Relevant noise corner frequencies arising from the half bridge-cell noise model interaction with the PFC input/output circuits are then analyzed, and noise corner frequencies internal and external to the boost-cell found. A few works in [5], [24], and [25] have put forth effort in characterization of CE EMI noise corner frequencies, but none have comprehensively investigated both DM- and CM-corner frequencies in a single work along with relative error comparisons between estimated and measured corner frequencies. In [24], only the influence of the self-resonance of the boost inductor in a PFC topology on a few observed

DM noise corners, omitting several noise corners observed in the work, is investigated without a detailed error analysis to validate the findings. Further, the work in [25] only provides a theoretical analysis of noise corner frequencies arising from the mathematical derivation of trapezoidal waveforms, however, no experimental validation to the hardware platform is provided and thus the work lacks in providing a practically useful noise corner frequency framework. Finally, the study in [5] only provides estimation for two CM noise corner frequency estimates centered around the MOSFET heatsink capacitance with no comprehensive error analysis, and does not provide insight into several corner frequencies also observed in the noise spectra results.

This work instead aims to characterize all major noise corner frequencies found in both the DM and CM noise spectra of a single-phase totem-pole PFC converter with comprehensive error analysis. The objective of characterizing the DM and CM noise corner frequencies is to aid in the design of EMI filters, both by enabling EMI prediction during converter design before hardware fabrication by use of analytical equations and FEA simulation to construct an all-inclusive parasitic circuit model, and also by experimental measurement during converter prototyping. This allows the designer to anticipate unexpected increases in DM and CM EMI noise magnitudes and avoid an in-compliant DM/CM EMI filter design or an overdesigned filter that detracts the system power density. Furthermore, estimation of noise corner frequencies serves to aid in considering the DM and CM frequency response of both the EMI filter design and power converter, mitigating the risk of poor high frequency filter performance that can be caused by parasitic circuit interaction. Moreover, a novel method to experimentally characterize CM capacitances of a power converter, that is adaptable for other power converter topologies and output load types, is introduced and thoroughly tested allowing for deterministic calculation of ground leakage current. This aids in adhering to touch-current safety standard requirements [26]. The theoretical analysis is then validated via comparison to operational single-phase boost PFC CE EMI noise spectrum measured across four operating points of 1) 120 V_{AC}/400 V_{DC} 1 kW, 2) 120 V_{AC}/400 V_{DC} 500 W, 3) 85 V_{AC}/400 V_{DC} 500 W, and 4) 85 V_{AC}/400 V_{DC} 250 W.




Fig. 2. Single phase totem pole PFC boost inductor.

The key contributions of this work are as follows.

- 1) Development of a heterogeneous modeling methodology comprised of physics-derived computations and FEA-based simulation for initial estimation of parasitic coupling components in a power converter to enable prehardware prototype EMI prediction.
- 2) Formulation of a novel half-bridge noise cell derived from parasitic coupling components, and the resultant impact of the parasitics-integrated half-bridge cell on the all-inclusive noise model of a single-phase totem pole PFC converter using superposition of voltage- and current-mode multitone noise sources.
- 3) A novel, experimentally driven methodology to validate the derived noise circuit model by correlation of noise corner frequencies observed in the measured CE EMI spectrum of a power converter to estimated noise corner frequencies formulated based on possible parasitic $L_p C_p$ couplings as per the all-inclusive noise model.
- 4) A novel experimental method to characterize the CM capacitance of the power converter by reformulation of the measured CE EMI noise spectrum through insertion of a known-value external capacitance.

II. MODELING OF POWER COMPONENT AND PCB CONDUCTIVE PLANE PARASITIC COUPLINGS

A. Boost PFC Inductor Model

The boost inductor installed in the single phase boost PFC converter under study is shown in Fig. 2. Equation (1) is considered for analytically determining the inductance L_{boost} , where magnetic core permeability μ_r , cross-sectional area A_c , and effective magnetic path length l_c are found from core datasheet parameters in [27] for 60 turns

$$L_{\text{boost}} = \frac{N^2 \mu_r \mu_0 A_c}{l_c}. \quad (1)$$

Then, for the analytical approximation of the parasitic capacitance C_{boost} it is observed that, of the 60 total turns wound upon the magnetic core in Fig. 2, 52 turns reside on a single nonoverlapping layer while the remaining eight turns reside on a second layer, overlapping the initial eight turns of the first layer. First, the respective turn-to-turn capacitances $C_{\text{tt},1}$, corresponding to $C_{1,2}-C_{51-52}$ and $C_{43-44}-C_{49-50}$ in Fig. 3, and $C_{\text{tt},2}$, corresponding to C_{42-43} , C_{1-43} , $C_{1-44}, \dots, C_{7-49}$, C_{7-50} , and C_{8-50} in Fig. 3, are found by the method of [28]. To facilitate this, the approximate angle of the electric field induced is computed in (2), where d_{w0} and d_w correlate to the core outer and inner diameter, respectively, and ϵ_{r1} is the dielectric constant of the winding coating material. Then, the elementary interturn and airgap capacitances are found in (3) and (4) considering mean length turn (MLT) l_T of a single winding. Here, it must be noted that $\epsilon_{r2} = 1$ for nonoverlapping winding layers, and $\epsilon_{r2} \neq 1$ for overlapping winding layers to account for the green polyvinyl chloride (PVC) tape installed in-between winding layers.

The resultant turn-to-turn capacitances are lastly found as $C_{\text{tt},1}$ for the first winding layer in (5), and as $C_{\text{tt},2}$ for the second winding layer in (6). All inputs to these expressions are found considering the dielectric constant of PVC tape at ambient temperature, approximate winding MLT from the core datasheet in [27] for l_{T1} , which is extended to find l_{T2} considering the geometry of two overlapping winding turns, and the Litz wire datasheet parameters in [29]. Plugging these parameters into (5) and (6) results in a $C_{\text{tt},1} = 6.8321$ pF and $C_{\text{tt},2} = 47.47$ pF, respectively. The equivalent lumped capacitance of the nonoverlapping capacitances is approximated as $3.366C_{\text{tt},1}$, and the equivalent lumped capacitance of overlapping capacitance approximated as $1.83C_{\text{tt},2}$. As the lumped capacitances appear in parallel with one another, the resultant boost inductor parasitic capacitance C_{boost} is computed in (7)

$$\theta = \cos^{-1} \left(1 - \frac{\ln \left(\frac{d_{w0}}{d_w} \right)}{\epsilon_{r1}} \right) \quad (2)$$

$$C_{it} = 2 \int_0^\theta \frac{\epsilon_{r1} \epsilon_0 l_T}{2 \ln \left(\frac{d_{w0}}{d_w} \right)} d\theta \quad (3)$$

$$C_g = 2 \int_0^{\frac{\pi}{2}} \frac{\epsilon_{r2} \epsilon_0 l_T}{2 \ln 1 - \cos\theta} d\theta \quad (4)$$

$$C_{\text{tt},1} \approx \epsilon_0 l_{T1} \left(\frac{\epsilon_{r1} \theta}{\ln \left(\frac{d_{w0}}{d_w} \right)} + \cot \left(\frac{\theta}{2} \right) - 1 \right) \quad (5)$$

$$C_{\text{tt},2} \approx \epsilon_0 l_{T2} \left(\frac{\epsilon_{r1} \theta}{\ln \left(\frac{d_{w0}}{d_w} \right)} + \epsilon_{r2} \cot \left(\frac{\theta}{2} \right) - 1 \right) \quad (6)$$

$$C_{\text{boost}} \approx 3.366C_{\text{tt},1} + 1.83C_{\text{tt},2}. \quad (7)$$

B. SiC MOSFET Heatsink Capacitance Model

Generally, the installation of a MOSFET onto the thermal heatsink is as depicted in Fig. 4(a), where the red arrow




Fig. 3. Magnetic core inductor parasitic capacitance model.




Fig. 4. SiC MOSFET heatsink installation. (a) Physical representation. (b) Equivalent circuit model.

demonstrates the thermal dissipation path. The mounting hardware consists of a screw, nut, and thermal washer which guarantee a flush surface between the MOSFET body thermal pad area, thermal interface material (TIM), and heatsink. The physical representation of the MOSFET-to-heatsink installation correlates to an equivalent circuit model in Fig. 4(b), where C_{OSS} is the C3M0120065PD MOSFET output capacitance, C_S the parasitic capacitance between the MOSFET source terminal and TIM thermal pad, and $C_{M,HS}$ the parasitic capacitance of the region in-between the TIM thermal pad and MOSFET heatsink. Due to the proximity of these regions, it is assumed that fringing electric field effects are negligible, thus, (8) is then derived considering the overlapping region. Here, $\epsilon_{r,M}$ is the dielectric constant of the TG-A126X-150-150-0.5 TIM pad Si elastomer material, t_M the TIM thickness from, and A_{pad} the MOSFET thermal pad area. As $C_{M,HS} \gg C_D$, (8) is considered to be the approximate parasitic capacitance of the heatsink, with a resultant value of 8.36 pF per parameters from [30] and [31]

$$C_{M,HS} = \frac{\epsilon_0 \epsilon_{r,M} A_{pad}}{t_M}. \quad (8)$$

C. PCB Conductive Plane Capacitance and Inductance Model

In order to determine the mutual-capacitance and self-inductance of PCB conductive planes without physical measurement, FEA simulation is carried out by use of ANSYS Q3D. The suggested PCB interconnect modeling and FEA simulation process is depicted in Fig. 5. Referring to Fig. 1, FEA simulation allows for partially determining all $L_{S,j}$ and $L_{D,j}$ for $j \in [1, 2, 3, 4]$. In addition, interplane capacitances C_{an} , C_{aP} , C_{aN} , C_{nP} , C_{nN} , and C_{PN} of Fig. 1 which naturally arise in the PCB design are further extracted. This is done as, if there were to be significant capacitance between the conductive planes, considerable switched noise current propagation could occur and detriment converter operation.

Equation (9) demonstrates the general expression for computing overlapping plane capacitance considering both parallel plate and fringing field effects which, due to the per-segment capacitances appearing in parallel to one another, is the summation of I number of overlapping areas considering the prepreg material dielectric constants $\epsilon_{r,prp}$, overlapping area $l_{ol,i} w_{ol,i}$ per segment, height between conductive planes $h_{P,N}$, and the conductive plane thickness t_{cu} [32]. In the single-phase PFC converter under study, the only overlapping plane area is between




Fig. 5. PCB interconnect modeling and simulation steps.




Fig. 6. Single-phase totem pole boost PFC circuit parasitic measurement points.

the primary and neutral conductors, and therefore this expression only applies to $C_{P,N}$ in Fig. 1. From FEA simulation results considering the parasitic PCB capacitance between measurement points M15–M16 in Fig. 6, it is found that $C_{P,N} = 125.70$ pF, which is large enough to be a contributor of CE EMI noise within the 150 kHz–30 MHz frequency band, and is considered in the parasitic circuit model.

For capacitance between adjacent conductive planes in the same PCB layer (10) shown at the bottom of the next page, is considered, where $\epsilon_{r,adj}$ is the dielectric constant for material medium between conductors, g_c is the gap distance, $l_{adj}w_{adj}$ the overlapping area width and length, $h_{c,r}$ the height of the planes to the overall power return plane, and $C_{c,gnd}$ the capacitance to the return plane which is found considering (9) [32]. For the single phase boost PFC, this applies to capacitances C_{an} , C_{aP} , C_{aN} , C_{nP} , and C_{nN} . From FEA simulation results, it is found that all adjacent plane capacitances are < 1 pF. Therefore, these capacitances are considered to be negligible contributors of CE EMI noise, and are omitted in the parasitic circuit model

$$C_{ol} = \sum_i^I \epsilon_0 \epsilon_{r,prp} l_{ol,i} \left(1.15 \left(\frac{w_{ol,i}}{h_{P,N}} \right) + 2.8 \left(\frac{t_{cu}}{h_{P,N}} \right)^{0.222} \right) \quad (9)$$

TABLE I
FEA SIMULATION RESULTS, SINGLE-PHASE TOTEM POLE BOOST PFC
INTERCONNECT INDUCTANCES

Measurement point	Simulated inductance
M4 – M5	$L_{S1} = 12.57$ nH
M3 – M8	$L_{D1} = 24.96$ nH
M7 – M14	$L_{S2} = 17.48$ nH
M5 – M6	$L_{D2} = 12.66$ nH
M10 – M11	$L_{S3} = 12.76$ nH
M8 – M9	$L_{D3} = 24.53$ nH
M13 – M14	$L_{S4} = 13.26$ nH
M11 – M12	$L_{D4} = 12.85$ nH
M8 – M15	$L_P = 27.00$ nH
M14 – M16	$L_N = 55.66$ nH

As for FEA simulation of the PCB interconnect, all electrical excitation sources and load sinks are defined per Fig. 6 and the measurement points listed in the left column of Table I, for which the self-inductance of each segment is found for derivation of parasitic inductances which are partial solutions of $L_{S,j}$ and $L_{D,j}$ for $j \in [1, 2, 3, 4]$ in Fig. 1. In addition to FEA simulation of the PFC PCB interconnect, a step file for the C3M0120065D MOSFET available from Wolfspeed is imported into Q3D to extract the drain and source lead inductance. The results of FEA simulation are presented in the right column of Table I, which accounts for the sum of the PCB interconnect and step file solutions for the overall parasitic MOSFET drain and source inductance estimate

III. PARASITIC MEASUREMENT EXTRACTION OF SINGLE-PHASE BOOST PFC

Parasitic measurements for relevant parameters in Fig. 1 which are measurable by a Bode 100 vector network analyzer (VNA) are performed. Referring to Fig. 6, measurements are made in-between M1 and M2 for determining the boost inductor lumped parasitic capacitance C_{boost} , between various combinations of M3–M11 and M14, M15 to extract the PCB trace inductances and FET source and drain inductances which individually

are partial elements of the $L_{S,j}$ and $L_{D,j}$, $j \in [1, 2, 3, 4]$ parasitics, and between M12 and M13 to extract dc link inductance L_{DC} and capacitance C_{DC} of Fig. 1. For the boost inductor, an impedance adapter is employed with test setup per [33], which enables accurate measurement of magnetic components over a 20 m Ω – 600 k Ω impedance range. Fig. 7(a) demonstrates the resultant impedance magnitude over frequency, for which in the low-frequency inductive region the measured boost inductance is extracted by $L_{\text{boost}} = \frac{Z_{L,\text{boost}}}{2\pi f}$. The first resonant mode occurs at $f_{r1} = 566.8$ kHz and therefore the first resonance parasitic capacitance is extracted by $C_{\text{boost}} = \frac{1}{4\pi^2 f_{r1}^2 L_{\text{boost}}}$, yielding 116.64 pF. Therefore, the estimated boost inductor parasitic capacitance value $C_{\text{boost}} = 109.87$ pF found in Section III is in close agreement with -5.8% error.

For the lumped half-bridge inductances $L_{S,j}$ and $L_{D,j}$, $j \in [1, 2, 3, 4]$, the Bode 100 VNA is setup in its shunt-through measurement configuration, suitable for low impedance measurements from 1 m Ω – 100 Ω [33] with test leads oriented in a kelvin connection to reduce any lead inductance error. For any measurement in which an SiC MOSFET is not directly in the path, the converter is completely de-energized. However, for measurements between M4–M15, M9–M15, M6–M16, and M11–M16, the respective MOSFETs in the path are biased on to ensure the channel is conductive. Example measurement results for both PCB interconnect and MOSFET drain-to-source inductance are presented in Fig. 7(c) and (d). In both cases it is found that a linearly increasing impedance region, which correlates to a predominantly inductive impedance under measurement, begins around a frequency of 100 kHz and lasts until 600–900 kHz owing to the small impedance magnitude of the PCB traces and MOSFET leads. Due to the equivalent inductance being very close to what is expected, these regions alone are considered by taking the average inductance in the linearly increasing impedance region over the valid frequency range. The eventual inductances present at the drain and source terminals, respectively, are determined by assuming that half the measured drain-to-source inductance can be equally distributed between the switch nodes. The distributed drain-to-source inductances are then summed with the measured conductive plane inductances found between measurement points for the final solution of all $L_{S,j}$ and $L_{D,j}$, $j \in [1, 2, 3, 4]$.

For the dc link impedance Z_{DC} , the series-through measurement setup is used, suitable for impedance measurements within 1 k Ω – 1 M Ω [33]. The dc link hardware consists of a 1 mF capacitor C_{DC1} , with equivalent series inductance (ESL) L_{DC1} , in parallel with five 22 μ F capacitors C_{DC2} , with respective ESL L_{DC2} , for an ideal 1.1 mF capacitance. Equation (11) shown at the bottom of the this page, then presents the equivalent dc link

TABLE II
SIMULATED AND EXPERIMENTALLY MEASURED PARASITIC COMPONENTS OF SINGLE-PHASE TOTEM POLE BOOST PFC

Parasitic component	Simulated value	Experimental value	Error
L_{boost}	678.78 μ H	676.00 μ H	+0.41%
C_{boost}	109.87 pF	116.64 pF	-5.80%
C_{DC}	1.10 mF	994.75 μ F	-9.57%
L_{S1}	12.57 nH	15.09 nH	-16.70%
L_{D1}	24.96 nH	16.81 nH	+48.48%
L_{S2}	17.48 nH	13.37 nH	+30.74%
L_{D2}	12.66 nH	15.33 nH	-17.42%
L_{S3}	12.75 nH	16.91 nH	-24.60%
L_{D3}	24.53 nH	16.68 nH	+47.06%
L_{S4}	13.26 nH	17.38 nH	-23.71%
L_{D4}	12.85 nH	17.10 nH	-24.85%
L_P	27.00 nH	26.10 nH	+3.45%
L_N	55.66 nH	55.66 nH	0.00%

impedance expression, where it is evident that there is a purely capacitive term expressed as the sum of parallel capacitances. The dc link inductances are, however, evidently a more complex solution.

From measurement of the installed dc link in Fig. 7(b), it is found that the exact dc link capacitance is 994.75 μ F with an approximate lumped ESL of 851.78 nH, for which the average values over the nearly constant inductance and capacitance regions throughout the valid frequency range in the respective plots are considered. These regions are observed due to the inherent resonance of the dc link, where the capacitive impedance is predominant for frequencies $f \ll f_{r,\text{link}}$, whereas inductive impedances are predominant for frequencies $f \gg f_{r,\text{link}}$. These results are within the expected value as the 1 mF capacitor used has a $\pm 20\%$ tolerance and, considering the capacitive term of (11), the remaining capacitors are approximately 22 μ F. Finally, the MOSFET heatsink capacitance is measured by the series-through connection, with the network analyzer source connected to the MOSFET drain pin and measurement input to the heatsink bonding pin. From this, a value of $C_{M,\text{HS}} = 26.25$ pF is measured, which is three-times larger than the analytically estimated value of 8.36 pF, indicating that the interfin capacitance in the heatsink structure must additionally be considered for an accurate analytical estimate.

Table II consolidates all comparable analytically derived/simulated and experimentally measured parasitic components with respective errors shown as appropriate. From the comparison, an average estimation error of 19.44% is found. Therefore, values found herein Section II may be used as a benchmark for checking parasitic circuit values measured by VNA herein Section III. Moreover, the power converter modeling framework developed in Section II can be used to develop an early design phase power converter CE EMI noise model, and

$$C_{\text{adj}} = \epsilon_0 \epsilon_{r,\text{adj}} \frac{g_c l_{\text{adj}}}{h_{c,r}} \left(1.15 \left(\frac{w_{\text{adj}}}{h_{c,r}} \right) + 2.8 \left(\frac{t_{cu}}{h_{c,r}} \right)^{0.222} + 0.03 \left(\frac{w_{\text{adj}}}{h_{c,r}} \right) + 0.83 \left(\frac{t_{cu}}{h_{c,r}} \right) - 0.07 \left(\frac{t_{cu}}{h_{c,r}} \right)^{0.222} \right) + C_{c,\text{gnd}}. \quad (10)$$

$$Z_{DC,\text{eq}}(\omega) = \frac{1 + \omega^4 L_{DC1} L_{DC2} C_{DC1} C_{DC2} - \omega^2 (L_{DC1} C_{DC1} + L_{DC2} C_{DC2})}{j\omega (5C_{DC2} + C_{DC1}) - j\omega^3 (L_{DC1} C_{DC1} C_{DC2} + L_{DC2} C_{DC1} C_{DC2})}. \quad (11)$$




Fig. 7. Bode 100 measurement results for (a) boost inductor, (b) DC link, (c) trace inductance from S3 drain to S5 drain, (d) drain-to-source inductance for S5.

values may be updated posthardware fabrication by use of VNA measurement.

For the remaining parasitic capacitances in the circuit, $C_{PN} = 125.70 \text{ pF}$ found via FEA simulation in Section II is considered, the C3M0120065PD MOSFET device datasheet [30] provides estimated values for $C_{\text{OSS}}(0V) = 700 \text{ pF}$ and $C_{\text{OSS}}(V_{\text{DS}}) = 5.5 \text{ pF}$, and for the MOSFET heatsinks the VNA is again used, where a measured value of $C_{\text{HS}} = 26.25 \text{ pF}$ is considered. Hence, owing to the close agreement of simulated and experimentally measured values in Table II, estimated stray inductance, magnetic component, and PCB interconnect capacitance parasitic circuit parameters are verified via a combination of device datasheet inspection, FEA simulation, and VNA measurement. In addition, as will be investigated further in Section V, noise corner frequencies observed in the measured CE EMI spectra provide a further validation point of the parasitic circuit parameters found in Table II. For validation of CM capacitances, such as C_{HS} , a novel experimental reconstruction of the CM EMI noise spectrum by insertion of capacitors between the input/output terminals and test system PE plane will be carried out and discussed in detail in Section V.

IV. EQUIVALENT CURRENT-MODE AND VOLTAGE-MODE NOISE SOURCE MODELING AND CE EMI NOISE CHARACTERIZATION

Considering the convention for currents $i_{\text{DM},A}$, $i_{\text{DM},n}$, $i_{\text{CM},A}$, and $i_{\text{CM},n}$ in Fig. 1, the overall power converter DM current as seen by the source-side is split per (12) and (13). This allows

for analysis of the DM and CM current spectra independently as seen by an EMI test line-impedance stabilizer network (LISN) and EMI receiver termination impedance [21]. From observing these simple current expressions and the current paths of Fig. 1, it is evident that the half-bridge cells performing the boosting function (switches S_1 and S_2 , which operate with $f_{\text{sw}} = 100 \text{ kHz}$) and inductor biasing (switches S_3 and S_4 , which operate with $2f_{\text{line}} = 120 \text{ Hz}$) introduce a sizeable amount of terms to the overall DM and CM current components. Moreover, the CE DM and CM EMI noise is induced from switching instances at the MOSFET drain and source terminals, causing high-frequency oscillation voltages V_D and V_S which then propagate as high-frequency currents throughout the parasitic coupling components. Therefore, a novel half-bridge noise cell model is proposed, consisting of seven total nodes containing both DM and CM current components, as presented in Fig. 8

$$i_{\text{DM}} = \frac{i_{\text{DM},A} - i_{\text{DM},n}}{2} \quad (12)$$

$$i_{\text{CM}} = \frac{i_{\text{CM},A} + i_{\text{CM},n}}{2}. \quad (13)$$

A. Half Bridge-Cell Equivalent Noise Source Model

Fig. 8 demonstrates the model for the half bridge-cell equivalent noise source. Comparing to Fig. 1, this model individually considers the current propagation paths nearby the complementary switch pairs S_1/S_2 and S_3/S_4 . As the model is generic and applies to both switching legs in the single-phase PFC converter, Fig. 8 generically denotes the top-switch as S_1 and




Fig. 8. Half bridge cell noise model.

bottom-switch S_2 . Node (1) corresponds to the switching node comprised of both DM- and CM-components, node (2) the neutral current and voltage as seen by the power source, and similarly two output nodes (3) and (4) are further defined as the output voltage/current and load-side neutral connection as seen downstream from the half-bridge noise cell. Again, nodes (2), (3), and (4) consist of mixed DM- and CM-components, but nodes (5)–(7) finally represent the current flow from MOSFET heatsinks and switch node capacitance to the PE plane, and therefore are comprised of CM current components only.

Considering these parasitic elements as equivalent voltage- and current-sources by $V_L = L \frac{di_L}{dt}$ and $i_C = C \frac{dV_C}{dt}$ in tandem with switched MOSFET voltages $V_{DS1}(t)$ and $V_{DS2}(t)$, all resultant current and voltage expressions are derived in appendix equations (A.1)–(A.6). Moreover, the internal half-bridge cell heatsink voltages are estimated in appendix equation (A.7) for the case of 1) heatsink bonded to power converter PE plane by bond impedance $R_{G,x}, L_{G,x}$ in Fig. 1, or 2) without connection of heatsink to PE plane, resulting in a coupling impedance of $C_{HS,x}$. In either case, the eventual impedance is in series with the CM current components arising from the heatsink capacitances. Moreover, the defined model is not only applicable to SiC power devices, and can be applied generally to half bridge circuits employing Si or GaN devices, regardless of whether hard-switching or soft-switching modulation techniques are incorporated. Furthermore, Fig. 9 depicts the generic process for adapting for extending the modeling framework presented herein this work to other power converter topologies, where guidance regarding analytical modeling, FEA simulation, and network analyzer measurement of parasitic circuit components




Fig. 9. Power converter parasitic circuit modeling flowchart.

is provided in Section II, and guidance regarding analysis of possible noise corner frequencies elaborated in Sections IV-C and V.

B. Impact of Boost-Cell on Totem Pole Single-Phase PFC EMI

Considering the half bridge-cell noise models, the overall boost PFC parasitic circuit in Fig. 1 is re-arranged and simplified in Fig. 9, where all voltages and currents flowing in/out of the boost-cell equivalent models are as defined in appendix equations (A.1)–(A.7). Subsequently, denoting the respective voltage potentials present at the boost cell parasitic noise models as $V_{in,1}(t), V_{in,2}(t), V_{n,1}(t), V_{n,2}(t), V_{N,1}(t),$ and $V_{N,2}(t)$, along with noise currents flowing in and out as $i_{DM1}(t), i_{DM2}(t), i_{DM3}(t),$ and $i_{DM4}(t)$, the influence of the intrinsic cell model parasitic components on the DM and CM EMI noise of the interfacing converter circuits may then be expanded in appendix (A.8)–(A.15). As can be seen by considering the combination of currents going into the load, the DM noise components present both in the dc link and load are strongly dependent on the induced DM noise from both equivalent cell noise models. These currents then propagate to the neutral terminal $i_{DM,N}(t)$, which then all recombine with the intrinsic neutral current noise of the line frequency cell model.

For the CM currents, however, each will flow out of the relevant ports from intrinsic cell model heatsink impedances and switch node capacitances, in addition to coupling capacitances to the test system PE plane present at the boost inductor and load terminals. These currents are thereby defined by voltages present at their respective nodes per $i_C(t) = C \frac{dV_C(t)}{dt}$. For the currents

TABLE III
ANALYTICALLY ESTIMATED DM NOISE CORNER FREQUENCIES OF
SINGLE-PHASE TOTEM POLE BOOST PFC

DM LC parasitic coupling	Noise type	Estimated corner frequency
$L_{\text{boost}}C_{\text{OSS}}(0V)$	DM	231.37 kHz
$L_{\text{boost}}C_{\text{OSS}}(V_{\text{DC}})$	DM	2.61 MHz
$L_{\text{boost}}C_{\text{boost}}$	DM	566.79 kHz
$L_{\text{boost}}C_{\text{HS}}$	CM	1.19 MHz
$2L_{\text{boost}}C_{\text{HS}}$	CM	844.83 kHz
$4L_{\text{boost}}C_{\text{HS}}$	CM	597.38 kHz
$L_{S4}C_{IN}$	DM	2.57 MHz
$L_{D4}C_{IN}$	DM	2.59 MHz
$L_{S3}C_{IN}$	DM	2.61 MHz
$L_{D3}C_{IN}$	DM	2.63 MHz
$L_{N}C_{IN}$	DM	2.75 MHz
$L_{C,DM}C_{DM}$	DM	3.41 MHz
$L_{\text{DC}}C_{\text{OSS}}(0V)$	DM	6.52 MHz

flowing out of the half bridge cell models, the heat-sink capacitance voltage is found per appendix (A.7), and switch-node voltage per appendix (A.1). For the CM current induced by the boost inductor input node, the voltage is defined by appendix (A.8a), and voltages imposed across the primary- and neutral-to PE plane found by considering the voltage drop across the load impedance Z_{load} in appendix (A.12). The overall CM current is then simply found as the summation of all terms in appendix (A.15), where subscript “1” denotes currents stemming from the switching frequency half bridge cell, and “2” currents from the line frequency half bridge cell.

C. Noise Corner Frequency Synthesis

In observation of all derived equations, it is evident that there are a significant number of possible parasitic coupling paths. However, certain combinations exist which will not be strongly coupled within the standard CE EMI bandwidth of 150 kHz–30 MHz, and therefore do not significantly contribute to the overall DM or CM EMI spectrum, or exhibit corner frequencies which exceed its maximum bound of 30 MHz. Such parasitic couplings are therefore instead a consideration for RE EMI noise effects where such equivalent circuit models become invalid. It is hypothesized that strong parasitic couplings present in the converter noise model will result in observable noise corner frequencies in the CE EMI frequency spectrum. This is indicated by a change in slope of the measured noise envelope. Further, it is anticipated that a series $L_p C_p$ coupling will result in contribution of a rising noise envelope slope after the respective corner frequency due to the coupling impedance being minimum at resonance, whereas a parallel $L_p C_p$ coupling will result in contribution of a falling noise contour owing to the coupling impedance being maximum at resonance. This hypothesis will be addressed next in Section V.

Table III presents estimated noise corner frequencies from the parasitic component parameter values found in Table II. In the converter under study, there is a 220 nF capacitor C_{DM} installed across the power and neutral conductors, which forms DM filter with the boost inductor. This capacitor is additionally considered as a potential cause of noise corner frequencies in the DM current spectrum, with its ESL measured as $L_{C,DM} = 9.88$ nH. Aside from the resonance of the dc link impedance, all other potential

TABLE IV
CE EMI TEST SETUP EQUIPMENT

Test article	Equipment part number
Spectrum analyzer	RSA503A
DM/CM noise splitter	TBLM01
Auxiliary power supply	ODP3033
LISN	LI-125C
BNC cable	S-LMR240
Dc electronic load	IT8514B
1- ϕ ac power source	APT 8520
DAQ/control PC	Dell Optiplex XE3

parasitic couplings to the dc link capacitance C_{DC} are neglected as these equivalent resonant frequencies are $\ll 150$ kHz. Further, the estimated corner frequencies for the coupling of $L_{S,j}$ and $L_{D,j}$, $j \in [1, 2, 3, 4]$ and C_{OSS} are disconsidered, as these all present resonant frequencies from 45–50 MHz, and 120–200 MHz for $C_{\text{OSS}}(0V)$ and $C_{\text{OSS}}(V_{\text{DC}})$, respectively. For the possible CM noise corner frequencies only the MOSFET heatsink capacitance $C_{M,HS}$ is able to be estimated due to the large distance between the PFC converter and PE plane shown in Fig. 9. For possible parasitic couplings, there only exists one that lies within the 150 kHz–30 MHz frequency span, which is the coupling of $L_{\text{boost}}C_{\text{HS}} = 1.19$ MHz. This is because the coupling of L_P , L_N , $L_{S,j}$, and $L_{D,j}$, $j \in [1, 2, 3, 4]$ and C_{HS} result in estimated corner frequencies from 324–355 MHz.

V. EMI NOISE MEASUREMENTS FOR TOTEM POLE SINGLE-PHASE PFC AND RECONSTRUCTION OF ESTIMATED PARASITICS

A. Experimental Characterization of DM + CM CE Spectrum

CE EMI noise measurements are performed over the frequency span of 150 kHz–30 MHz using the test setup in Fig. 11, with all test equipment utilized listed in Table IV. The single-phase ac power source supplies the 120V_{AC} input voltage to the PFC, the auxiliary power supply provides a $\pm 15V_{\text{DC}}$ voltage to power voltage and current measurement sensors, and the dc electronic load is set to 160 Ω for 1 kW output power, 320 Ω for 500 W output power, and 640 Ω for 250 W output power. For measurement of CE EMI noise, two LISNs are installed in-series with the power source primary and neutral wires and the PFC converter input. The radiofrequency (RF) output ports of the LISNs then connect to a DM/CM noise splitter box via a LI-125C 50 Ω low-loss BNC cable, which then connects to the RF input of the RSA503A real-time spectrum analyzer through another LI-125C BNC cable. Overall, the test system error is expected to be low with the LI-125C cables having a maximum insertion loss of < 0.5 dB [34], the TLBM1 noise splitter an average DM insertion loss of -0.53 dB and CM insertion loss of -0.93 dB over the 30 kHz–30 MHz frequency band [35], and the amplitude accuracy of the RSA503A error being within ± 1.0 dB [36]. For data acquisition of the frequency spectrum measurements, the RSA503A spectrum analyzer utilizes a 14-bit analog-to-digital conversion that executes at 112×10^6 samples per second with ± 0.8 dB amplitude accuracy. Results are then provided through SignalVu-PC software interface. The device is further configured to use a Hanning window with positive-peak




Fig. 10. Single-phase totem pole boost PFC equivalent boost-cell derived all-inclusive noise model.




Fig. 11. Experimental test setup.

detection, where spectrum measurements are processed using an average-of-VRMS function over a 60 Hz acquisition length. Further, the resolution bandwidth is set to 1 kHz with 10 401 total spectrum trace points collected.

Experimental results for the DM and CM EMI noise spectra of the single-phase totem pole PFC converter are presented in Fig. 13, with Fig. 13(a) and (b) demonstrating the 120 VAC/400 VDC, 1 kW DM and CM noise, respectively, Fig. 13(c) and (d) demonstrating the 120 VAC/400 VDC, 500 W DM and CM noise, Fig. 13(e) and (f) the 850 VAC/400 VDC, 500 W DM and CM noise, and Fig. 13(g) and (h) the 85 VAC/400 VDC, 250 W DM and CM noise spectra. Between these results, it is found that the unique noise corner frequencies are consistent between operational voltage/power




Fig. 12. Boost inductor higher order resonant modes.

levels, proving that the noise corner frequencies are dependent upon the unique LC coupling components in the PFC converter topology. Now, an attempt is made to match the estimated DM current corner frequencies of Table III to corner frequencies observed from measurement results in Fig. 13. Considering that series $L_p C_p$ coupling components cause a rising noise envelope slope, and parallel $L_p C_p$ components a decreasing noise lower envelope slope, it is found that three such possible parasitic couplings closely match the measured DM EMI frequency spectrum. Specifically, the coupling of $L_{boost} C_{boost}$ closely matches $f_{c,DM1}$ with +11.749% error, $(L_{D2} + L_{S2}) C_{DM}$ closely matches $f_{c,DM2}$ with 0% error and, $L_{DC} C_{OSS}(0V)$ closely matches $f_{c,DM5}$ with -17.47% error. For the remaining measured noise corner frequencies, the initial estimates in Table III do not yield close matches. Hence, an investigation into other possible parasitic coupling components is performed.

First, by observation of the higher order resonances exhibited by the impedance measurement of the boost inductor in Fig. 12, it is found that the second, $f_{r2} = 3.86$ MHz, and third, $f_{r3} =$




Fig. 13. Powered converter CE EMI 150 kHz–30 MHz frequency spectrum results. (a) 120 VAC/400 VDC 1 kW DM noise. (b) 120 VAC/400 VDC 1 kW CM noise. (c) 120 VAC/400 VDC 500 W DM noise. (d) 120 VAC/400 VDC 500 W CM noise. (e) 85 VAC/400 VDC 500 W DM noise. (f) 85 VAC/400 VDC 500 W CM noise. (g) 85 VAC/400 VDC 250 W DM noise. (h) 85 VAC/400 VDC 250 W CM noise.

5.83 MHz, resonant modes closely match $f_{c,DM2} = 3.7$ MHz and $f_{c,DM4} = 5.3$ MHz closely with +4.32% and +10% error, respectively. Moreover, the boost inductor impedance increases after f_{r2} and subsequently decreases after f_{r3} , matching the decreasing noise envelope in the $f_{c,DM2} < f_{c,DM3}$ frequency

band and increasing noise envelope in the $f_{c,DM4} < f < f_{c,DM5}$ frequency band. For the other unknown DM corner frequencies, Fig. 14 represents the parasitic inductance network which may be referred to DM capacitances in unique series and parallel combinations, where $L_{SW1} = L_{D1} + L_{S1}$, $L_{SW2} =$




Fig. 14. Parasitic inductance paths. (a) Equivalent PFC input inductance. (b) Equivalent PFC bridge with Δ -equivalent output inductance. (c) Equivalent PFC bridge with Y -equivalent output inductance.

$L_{D2} + L_{S2}$, $L_{SW3} = L_{D3} + L_{S3}$, $L_{SW4} = L_{D4} + L_{S4}$. The ESL of the DM capacitor installed in the test setup measured as $L_{C,DM} = 9.88\text{nH}$ by the Bode 100 VNA setup in its series-through measurement configuration. Fig. 14(a) presents the input inductance network, Fig. 14(b) the output inductance network, and Fig. 14(c) the output inductance network after performing $\Delta - Y$ transformation of the output interconnect, where $L_{P,out} = 5.36\text{ nH}$ and $L_{N,out} = 5.45\text{ nH}$ are additionally measured by the VNA, included to improve noise corner frequency estimation.

Equation (14) provides the equivalent parallel output inductance of S3, S4, and the Δ -equivalent output interconnect network shown in Fig. 14(b). Considering a parallel coupling with $C_{OSS}(0V)$, an estimated frequency of 20.96 MHz is found yielding a close match to $f_{c,DM7} = 20.6\text{ MHz}$ with +1.75% error. Next, considering the connection of S1 and S2 along with S3 and S4 to the Δ -equivalent output interconnect, the output inductance may then be rearranged as a Y -equivalent circuit in Fig. 14(c). An exact match to $f_{c,DM6} = 12.6\text{ MHz}$ is found by the potential coupling of $L_{a,out}C_{P,N} = 12.6\text{ MHz}$. Finally, considering the high-frequency switch state when S1 is disconnected from the rest of the PFC interconnect due to S2 and S3 being in the OFF-state, the series coupling of the stray inductance path of $(L_{SW1} + L_P)C_{OSS}(0V) = 27.64\text{ MHz}$ yields a close match to $f_{c,DM8} = 26.2\text{ MHz}$, reporting only +5.5% error, and moreover it is found that the similar stray inductance path of $L_{SW2} + L_P$, and similarly $L_{SW3} + L_N/L_{SW4} + L_N$ in the neutral conduction path, yield similar results considering a $C_{OSS}(0V)$ coupling. Table V provides a comparison for the DM noise corner frequencies where, from comparison of analytically derived DM noise corner frequencies and experimentally measured noise corner frequencies, all eight unique DM noise corner frequencies have been estimated with a low average error of +6.45%. However, it has been found that the first-order inductor model must be extended to include the first three resonant modes to account for $f_{c,DM2}$ and $f_{c,DM4}$

$$L_{par,out} = \frac{L_{DC}(L_{P,out} + L_{N,out})}{L_{DC} + L_{P,out} + L_{N,out}} \quad (14)$$

TABLE V
COMPARISON OF ANALYTICAL AND EXPERIMENTAL PARASITIC COUPLINGS
CAUSING DM NOISE CORNER FREQUENCIES

LC coupling	Analytical $f_{c,DM}$	Experimental $f_{c,DM}$	Error
$L_{boost1}C_{boost1}$	566.79 kHz	500 kHz	+11.79%
$(L_{D2} + L_{S2})C_{DM}$	2 MHz	2 MHz	0%
$L_{boost2}C_{boost2}$	3.86 MHz	3.7 MHz	+4.32%
$L_{boost3}C_{boost3}$	5.83 MHz	5.3 MHz	+10%
$L_{DC}C_{OSS}(0V)$	6.52 MHz	7.9 MHz	-17.47%
$L_{a,out}C_{P,N}$	12.6 MHz	12.6 MHz	0%
$L_{eq,out}C_{OSS}(0V)$	20.96 MHz	20.6 MHz	+1.75%
$(L_{SW1} + L_P)C_{OSS}(0V)$	27.64 MHz	26.2 MHz	+5.5%

$$L_{eq,out1} = \frac{(L_{SW3} + L_{SW4})(L_P + L_N + L_{par,out})}{L_{SW3} + L_{SW4} + L_P + L_N + L_{par,out}} \quad (15)$$

$$L_a = \frac{L_{SW3}(L_P + L_N + L_{par,out})}{L_{SW3} + L_{SW4} + L_P + L_N + L_{par,out}} \quad (16)$$

$$L_b = \frac{L_{SW3}L_{SW4}}{L_{SW3} + L_{SW4} + L_P + L_N + L_{par,out}} \quad (17)$$

$$L_c = \frac{L_{SW3}(L_P + L_N + L_{par,out})}{L_{SW3} + L_{SW4} + L_P + L_N + L_{par,out}} \quad (18)$$

For the CM noise corner frequencies, the only estimated CM capacitance is the MOSFET heatsink capacitance C_{HS} . The series coupling of the boost inductor's primary inductance L_{boost1} and the parallel four MOSFET heatsink capacitances results in an estimated corner frequency of 597.38 kHz, closely matching $f_{c,CM1} = 600.6\text{ kHz}$ with a low -0.54% error. In order to characterize the other CM noise corner frequencies, a novel experiment is conducted by inserting 22 nF capacitors between the PFC converter input and output terminals to the PE conductive plane. By doing so, the distributed capacitance seen between these nodes and the PE will be predominantly the 22 nF capacitor term. The insertion of the 22 nF capacitor is expected to thereby cause a shift in the observed noise corner frequencies and effectively reconstruct the CM noise spectrum.

B. Reconstruction of Measured CM EMI Noise Spectrum Through External Capacitor Insertion

In order to identify the unknown lumped equivalent CM capacitances of the PFC, novel experimental method is proposed. Identification of the lumped CM capacitance of the power converter enables an accurate calculation of the inherent ground-leakage current for touch-current safety requirements [26]. Further, this provides an accurate estimate of the CM frequency response for checking the interaction of EMI filter design and power converter parasitic components to ensure adequate filter performance in the high-frequency band. As outlined in Fig. 16, the objective of this experiment is to establish artificially created LC networks that cause shifts in the CM EMI noise corner frequencies observed in Fig. 13. The artificial LC networks are formed by symmetrically inserting a pair of 22 nF capacitors between the converter input/output positive and neutral nodes and PE plane. Fundamentally, the insertion of the capacitors forces the lumped capacitance at the input/output terminals to be the experimental value, and the noise corner frequencies observed in the CM EMI spectrum will shift. The shifted noise corner frequencies may then be correlated to equivalent lumped stray inductance networks resonating with the inserted capacitors. Then, by knowledge of the shifted noise corner frequency and lumped stray inductance network, lumped CM capacitances at the converter input and output are estimated from the original EMI spectrum. Moreover, installing the 22 nF capacitors between either the input or output terminals and the PE plane will not detriment the expected operation of the PFC, as the resultant phase angle displacement on the input current will not exceed 5° , maintaining a good operational power factor > 0.995 .

Fig. 15 demonstrates the measured CM EMI spectra for each test case by following the experimental methodology outlined in Fig. 16, with Fig. 15(a), (c), (d), (e), and (g) depicting the results of inserting a 220 nF capacitor between the converter input terminals and chassis for 120 VAC/400 VDC 1 kW, 120 VAC/400 VDC 500 W, 85 VAC/400 VDC 500 W, and 85 VAC/400 VDC 250 W test cases respectively. Fig. 15(b), (d), (e), (f), and (h) then demonstrate the results of inserting a 22 nF capacitor between the converter output terminals and chassis for 120 VAC/400 VDC 1 kW, 120 VAC/400 VDC 500 W, 85 VAC/400 VDC 500 W, and 85 VAC/400 VDC 250 W test cases, respectively. It is found that the observed CM EMI noise spectra between unique test case results are similar across the different operational voltage and output power scenarios, consistent with the observations of Fig. 13.

First, observing the effect of inserting 22 nF capacitors between the input terminals and PE plane, it is found that $f_{c,CM1}$ shifts up from 600.6 to 798.7 kHz indicating that the coupling of the four parallel heatsink MOSFET capacitances and boost inductor is influenced by the 22 nF capacitor insertion. Further, $f_{c,CM2}$ is unchanged, and the third noise corner $f_{c,CM3}$ then increases from 4.3 to 5.9 MHz. The fourth and fifth noise corner frequency are no longer observed in the spectra, and $f_{c,CM6}$ shifts from 13.71 to 13 MHz, $f_{c,CM7}$ from 21.88 to

TABLE VI
EXPERIMENTALLY OBTAINED PARASITIC INDUCTANCES, INSERTED 22 nF CAPACITANCE AT V_A, V_n INPUT NODES TO PE PLANE

Corner frequency	L
$f_{c,CM3} = 5.9$ MHz	33.1 nH
$f_{c,CM4} = 13$ MHz	6.81 nH
$f_{c,CM5} = 19$ MHz	3.19 nH
$f_{c,CM6} = 25.3$ MHz	1.8 nH

TABLE VII
EXPERIMENTALLY OBTAINED PARASITIC INDUCTANCES, INSERTED 22 nF CAPACITANCE AT V_P, V_N OUTPUT NODES TO PE PLANE

Corner frequency	L
$f_{c,CM2} = 3.8$ MHz	79.7 nH
$f_{c,CM3} = 6.2$ MHz	30 nH
$f_{c,CM4} = 13.7$ MHz	6.13 nH
$f_{c,CM5} = 20.1$ MHz	2.81 nH
$f_{c,CM6} = 25.2$ MHz	1.81 nH

19 MHz, and $f_{c,CM8}$ from 24.68 to 25.3 MHz. Next, the impact of inserting 22 nF capacitors between the output terminals and chassis is analyzed. As is found in the insertion of 22 nF capacitors between the input terminals and chassis, $f_{c,CM1}$ shifts up from 600.6 to 798.7 kHz. However, $f_{c,CM2}$ uniquely shifts from 2.7 to 3.8 MHz, a result which was not observed when inserting the 22 nF capacitor at the input terminals. The third noise corner is then observed to shift from 4.3 to 6.2 MHz, and the fourth and fifth noise corner frequencies are again no longer observed. The sixth noise corner frequency has not shifted, but the seventh noise corner frequency $f_{c,CM7}$ has shifted slightly from 21.88 to 20.08 MHz, and $f_{c,CM8}$ from 24.68 to 25.2 MHz.

Next, an estimation of the parasitic inductances resonating with the inserted 22 nF CM capacitors is performed by considering the observed shifts in noise corner frequencies, which are considered as $f_{c,CM1}$ in Fig. 16. It is assumed that, for noise corner frequencies which have uniquely shifted between the two measured cases, the changed corner frequency indicates a resonance of a stray inductance network with the inserted 22 nF capacitors per the second-to-last step outlined in Fig. 16. Tables VI and VII present the experimentally obtained inductance values found by insertion of the 22 nF capacitors between the PFC input and output terminals, respectively, and PE plane. For estimating what parasitic inductances in the PFC converter are resonating, Fig. 14 is used to derive equivalent path inductances, which may couple with the CM capacitances in Fig. 1. Equations (19) and (20) are the equivalent input inductance between the primary- and neutral-to-ground capacitances C_{pG} and C_{nG} , respectively, and (21) the equivalent output inductance observed in series with C_{pG} . These analytically derived inductances, along with L_b and L_c found per equations (17) and (18), result in values close to the experimentally obtained coupling inductances in Tables VI and VII.

Table VIII summarizes the comparison between experimentally and analytically found parasitic inductances according to Fig. 14, yielding an average estimation error of 18.87%. From these results, it is deduced that the CM currents measured in the




Fig. 15. Reconstructed powered converter CE EMI 150 kHz–30 MHz frequency spectrum results. (a) 120 VAC/400 VDC 1 kW CM noise, 22 nF capacitor inserted at VIN terminals. (b) 120 VAC/400 VDC 1 kW CM noise, 22 nF capacitor inserted at VOUT terminals. (c) 120 VAC/400 VDC 500 W CM noise, 22 nF capacitor inserted at VIN terminals. (d) 120 VAC/400 VDC 500 W CM noise, 22 nF capacitor inserted at VOUT terminals. (e) 85 VAC/400 VDC 500 W CM noise, 22 nF capacitor inserted at VIN terminals. (f) 85 VAC/400 VDC 250 W CM noise, 22 nF capacitor inserted at VOUT terminals. (g) 85 VAC/400 VDC 250 W DM noise, 22 nF capacitor inserted at VIN terminals. (h) 85 VAC/400 VDC 250 W CM noise, 22 nF capacitor inserted at VOUT terminals.

original EMI spectrum are predominantly caused by the coupling of lumped parasitic inductance networks and the lumped parasitic capacitance present in the air medium between the conductive PCB and PE planes. Finally, estimated lumped CM capacitance values present at the converter input and output terminals are found considering the original EMI spectrum

results by the final step in Fig. 16 in Table IX, where $f_{c,CM2}$ is the corner frequency of the original EMI spectrum, and L_{est} is considered from the results in Tables VII and VIII. From the experimentally estimated CM capacitances, it is evident that the CM EMI spectra noise corner frequencies are caused by the lumped equivalent capacitance network comprised of distributed




Fig. 16. Power converter CM EMI frequency spectrum reconstruction experiment, methodology flowchart.

TABLE VIII
COMPARISON OF EXPERIMENTAL AND ANALYTICAL PARASITIC CM PATH INDUCTANCES

Experimental L_{IN}	Experimental L_{OUT}	Analytical L	Error
33.1 nH	30 nH	$L_c = 32.01$ nH	+1.46%
6.81 nH	6.13 nH	$L_{CPG,in} = 6.55$ nH	-5.26%
3.19 nH	2.81 nH	$L_{CnG,in} = 4.09$ nH	+36.33%
1.8 nH	1.81 nH	$L_b = 1.22$ nH	-32.41%

TABLE IX
EXPERIMENTALLY OBTAINED LUMPED PARASITIC CAPACITANCES FROM RECONSTRUCTED CM EMI NOISE SPECTRA

Corner frequency	C_{IN}	C_{OUT}
$f_{c,CM2} = 2.6$ MHz	N/A	22.01 nF
$f_{c,CM3} = 4.2$ MHz	43.34 nF	47.87 nF
$f_{c,CM6} = 13.6$ MHz	20.11 nF	22.34 nF
$f_{c,CM7} = 21.88$ MHz	16.59 nF	18.83 nF
$f_{c,CM8} = 24.7$ MHz	23.07 nF	22.94 nF

discrete CM capacitors

$$L_{CPG,in} = \frac{L_p(L_n + L_{C,DM})}{L_p + L_n + L_{C,DM}} \quad (19)$$

$$L_{CNG,in} = \frac{L_n(L_p + L_{C,DM})}{L_n + L_p + L_{C,DM}} \quad (20)$$

VI. CONCLUSION

A comprehensive heterogeneous parasitic component modeling method consisting of physics-derived modeling, FEA simulation, and measurement for a 1 kW-rated 120 VAC/400 VDC single-phase totem pole boost PFC converter utilizing SiC MOSFET devices has been thoroughly defined, investigated, and experimentally validated. Most derived parasitic component values show a close agreement with respect to measurement

results, yielding an average error of 15.06% for the parasitics of the converter boost inductor, dc link capacitor, and switch node self-inductance. Subsequently, a proposed novel all-inclusive noise cell model is experimentally validated by measurement of the CE EMI noise spectrum. It is found that all eight unique noise corner frequencies observed in the DM EMI noise component are accurately estimated by the model, with a low average error of 6.45%. For the CM EMI noise spectrum, one estimated corner frequency caused by the coupling of the PFC boost inductor and analytically estimated SiC MOSFET heatsink capacitance is validated, with -0.54% error. For unknown system CM capacitances, a novel experimental method extracted the lumped CM capacitor components by reconstruction of the CM EMI noise spectrum, and it is found that CM noise currents are caused by the coupling of multiple parasitic inductance components with several distributed CM capacitances.

APPENDIX

Derived equations for the half-bridge noise cell model and all-inclusive noise model are provided here. Equations (A.1)–(A.7) shown at the top of the next page, are all derived considering the half-bridge noise cell model of Fig. 12 in Section IV-A. Specifically, (A.1) and (A.2) represent the switched-node input voltage and current, and (A.3) and (A.4) depict the half-bridge output voltage and current. Equations (A.5) and (A.6) then show the neutral voltage and current, and equation (A.7) shows the heatsink voltage expression.

Equations (A.8)–(A.15) shown at the top of the next page, are all derived considering the all-inclusive noise model of Fig. 13 in Section IV-B. Equations (A.8) and (A.9) correlate to the power line input noise expressions, and (A.10) the switch node voltage of the high-frequency half-bridge cell. Equations (A.11)–(A.14) then depict the dc-link and output-load noise expressions, and (A.15) the total CM noise current expression

$$V_{IN}(t) = \frac{L_{D2}V_{S1}(t)}{L_{S1} + L_{D2}} + \frac{L_{S1}V_{S2}(t) + L_{S1}L_{D2} \left(C_{S1} \frac{d^2(V_{S1}(t)-V_{H1}(t))}{dt^2} + C_{OSS1} \frac{d^2(V_{S1}(t)-V_{D1}(t))}{dt^2} - C_{D2} \frac{d^2(V_{D2}(t)-V_{H2}(t))}{dt^2} - C_{OSS2} \frac{d^2(V_{S2}(t)-V_{D2}(t))}{dt^2} \right)}{L_{S1} + L_{D2}} \quad (A.1)$$

$$i_{IN}(t) = \frac{1}{L_{S1}} \int V_{IN}(t) + V_{S1}(t) dt - \frac{1}{L_{D1}} \int V_{D2}(t) - V_{IN}(t) dt = C_{S1} \frac{d(V_{S1}(t) - V_{H1}(t))}{dt} + C_{OSS1} \frac{d(V_{S1}(t) - V_{D1}(t))}{dt} - C_{OSS2} \frac{d(V_{S2}(t) - V_{D2}(t))}{dt} - C_{D2} \frac{d(V_{D2}(t) - V_{H2}(t))}{dt} \quad (A.2)$$

$$V_{out}(t) = V_{D1}(t) - L_{D1} \left(C_{OSS1} \frac{d^2(V_{S1}(t) - V_{D1}(t))}{dt^2} - C_{D1} \frac{d^2(V_{D1}(t) - V_{H1}(t))}{dt^2} \right) \quad (A.3)$$

$$i_{out}(t) = C_{OSS1} \frac{d(V_{S1}(t) - V_{D1}(t))}{dt} - C_{D1} \frac{d(V_{D1}(t) - V_{H1}(t))}{dt} = \frac{1}{L_{D1}} \int V_{D1}(t) - V_{out}(t) dt \quad (A.4)$$

$$V_N(t) = L_{S1} \left(C_{S2} \frac{d^2(V_{S2}(t) - V_{H2}(t))}{dt^2} + C_{OSS2} \frac{d^2(V_{S2}(t) - V_{D2}(t))}{dt^2} \right) + V_{S2}(t) \quad (A.5)$$

$$i_n(t) = \frac{1}{L_{S1}} \int V_N(t) - V_{S2}(t) dt = C_{S2} \frac{d(V_{S2}(t) - V_{H2}(t))}{dt} + C_{OSS2} \frac{d(V_{S2}(t) - V_{D2}(t))}{dt} \quad (A.6)$$

$$V_{H,x}(t) = \begin{cases} R_{G,x} \left(C_{D,x} \frac{d(V_{D,x}(t)-V_{H,x}(t))}{dt} + C_{S,x} \frac{d((V_{S,x}(t)-V_{H,x}(t)))}{dt} \right) + L_{G,x} \left(C_{D,x} \frac{d^2(V_{D,x}(t)-V_{H,x}(t))}{dt^2} + C_{S,x} \frac{d^2(V_{S,x}(t)-V_{H,x}(t))}{dt^2} \right) \\ \frac{C_{D,x} \frac{d^2 V_{D,x}(t)}{dt^2} + C_{S,x} \frac{d^2 V_{S,x}(t)}{dt^2}}{C_{HG,x} + C_{D,x} + C_{S,x}} \end{cases} \quad (A.7)$$

$$V_A(t) = L_{boost} \frac{d \left(i_{in1}(t) + C_{boost} \frac{d(V_A(t)-V_{in1}(t))}{dt} \right)}{dt} \quad (A.8a)$$

$$i_{AG} = C_{AG} \frac{dV_A(t)}{dt} \quad (A.8b)$$

$$i_a(t) = \frac{1}{L_{boost}} \left(\int V_{in,1}(t) dt - \frac{1}{C_{AG} \int V_{C,AG}(t) dt} \right) - C_{boost} \frac{d(V_{in,1}(t))}{dt} - \frac{V_{C,AG}(t)}{C_{AG}} \quad (A.9)$$

$$V_{in,1}(t) = \frac{1}{C_{AG}} \int i_{C,AG}(t) dt - L_{boost} \frac{di_{L,boost}(t)}{dt} \quad (A.10)$$

$$V_{C,DC}(t) = V_{out,2}(t) - L_P \frac{d(i_{DM1}(t) + i_{DM2}(t))}{dt} - L_{DC} \frac{d(i_{DM1}(t) + i_{DM2}(t) - i_{DM,load}(t))}{dt} \quad (A.11a)$$

$$i_{DM,DC}(t) = C_{DC} \frac{dV_{C,DC}(t)}{dt} \quad (A.11b)$$

$$i_{DM,load}(t) = i_{DM1}(t) + i_{DM2}(t) - i_{DM,DC}(t) \quad (A.12)$$

$$i_{DM,N}(t) = i_{DM,DC}(t) + i_{DM,load}(t) \quad (A.13)$$

$$V_{PG}(t) - V_{NG}(t) = i_{DM,load}(t) Z_{load} \quad (A.14)$$

$$i_{CM}(t) = i_{CM,AG} + i_{CM,HS1,1} + i_{CM,HS2,1} + i_{CM,aG,1} + i_{CM,HS1,2} + i_{CM,HS2,2} + i_{CM,aG,2} + i_{CM,PG} + i_{CM,NG}. \quad (A.15)$$

REFERENCES

- [1] X. She, A. Q. Huang, Ó. Lucía, and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193–8205, Oct. 2017, doi: [10.1109/TIE.2017.2652401](https://doi.org/10.1109/TIE.2017.2652401).
- [2] U. K. Mishra, P. Parikh, and Y.-F. Wu, "AlGaIn/GaN HEMTs—an overview of device operation and applications," *Proc. IEEE*, vol. 90, no. 6, pp. 1022–1031, Jun. 2002, doi: [10.1109/JPROC.2002.1021567](https://doi.org/10.1109/JPROC.2002.1021567).
- [3] J. Millañ, P. Godignon, X. Perpiñá, A. Pérez-Tomás, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2155–2163, May 2014, doi: [10.1109/TPEL.2013.2268900](https://doi.org/10.1109/TPEL.2013.2268900).
- [4] B. Zhang and S. Wang, "A survey of EMI research in power electronics systems with wide-bandgap semiconductor devices," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 626–643, Mar. 2020, doi: [10.1109/JESTPE.2019.2953730](https://doi.org/10.1109/JESTPE.2019.2953730).

- [5] S. Dey, A. Mallik, and S. Mishra, "A mathematical design approach to volumetric optimization of EMI filter and modeling of CM noise sources in a three-phase PFC," *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 462–472, Jan. 2022, doi: [10.1109/TPEL.2021.3097963](https://doi.org/10.1109/TPEL.2021.3097963).
- [6] B. F. Kjærsgaard et al., "Parasitic capacitive couplings in medium voltage power electronic systems: An overview," *IEEE Trans. Power Electron.*, vol. 38, no. 8, pp. 9793–9817, Aug. 2023, doi: [10.1109/TPEL.2023.3269582](https://doi.org/10.1109/TPEL.2023.3269582).
- [7] N. Oswald, P. Anthony, N. McNeill, and B. H. Stark, "An experimental investigation of the tradeoff between switching losses and EMI generation with hard-switched all-Si, Si-SiC, and All-SiC device combinations," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2393–2407, May 2014, doi: [10.1109/TPEL.2013.2278919](https://doi.org/10.1109/TPEL.2013.2278919).
- [8] A. Trentin, L. de Lillo, L. Empringham, P. Wheeler, and J. Clare, "Experimental comparison of a direct matrix converter using Si IGBT and SiC MOSFETs," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 2, pp. 542–554, Jun. 2015, doi: [10.1109/JESTPE.2014.2381001](https://doi.org/10.1109/JESTPE.2014.2381001).
- [9] X. Gong, and J. A. Ferreira, "Comparison and reduction of conducted EMI in SiC JFET and Si IGBT-Based motor drives," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1757–1767, Apr. 2014, doi: [10.1109/TPEL.2013.2271301](https://doi.org/10.1109/TPEL.2013.2271301).
- [10] P. Rathod, N. Ishraq, A. Chandwani, and A. Mallik, "Comprehensive mathematical modelling and design of DM EMI filter for Totem-pole PFC converter," in *Proc. 2022 IEEE 1st Ind. Electron. Soc. Annu. On-Line Conf. (ONCON)*, Kharagpur, India, 2022, pp. 1–6, doi: [10.1109/ONCON56984.2022.10126532](https://doi.org/10.1109/ONCON56984.2022.10126532).
- [11] L. Xie, X. Ruan, and Z. Ye, "Equivalent noise source: An effective method for analyzing common-mode noise in isolated power converters," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2913–2924, May 2016, doi: [10.1109/TIE.2016.2517064](https://doi.org/10.1109/TIE.2016.2517064).
- [12] X. Chen, W. Chen, X. Yang, Y. Ren, and L. Qiao, "Common-mode EMI mathematical modeling based on inductive coupling theory in a power module with parallel-connected SiC MOSFETs," *IEEE Trans. Power Electron.*, vol. 36, no. 6, pp. 6644–6661, Jun. 2021, doi: [10.1109/TPEL.2020.3046658](https://doi.org/10.1109/TPEL.2020.3046658).
- [13] L. Xie, X. Ruan, and Z. Ye, "Modeling of common-mode noise in phase-shift full-bridge converter," in *Proc. 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, Florence, Italy, 2016, pp. 1371–1375, doi: [10.1109/IECON.2016.7793794](https://doi.org/10.1109/IECON.2016.7793794).
- [14] J. Meng, W. Ma, Q. Pan, Z. Zhao, and L. Zhang, "Noise source lumped circuit modeling and identification for power converters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 6, pp. 1853–1861, Dec. 2006, doi: [10.1109/TIE.2006.885129](https://doi.org/10.1109/TIE.2006.885129).
- [15] P. Kong, Y. Jiang, and F. C. Lee, "Common mode EMI noise characteristics of low-power AC-DC converters," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 731–738, Feb. 2012, doi: [10.1109/TPEL.2011.2162100](https://doi.org/10.1109/TPEL.2011.2162100).
- [16] B. Touré, J.-L. Schanen, L. Gerbaud, T. Meynard, J. Roudet, and R. Ruelland, "EMC modeling of drives for aircraft applications: Modeling process, EMI filter optimization, and technological choice," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1145–1156, Mar. 2013, doi: [10.1109/TPEL.2012.2207128](https://doi.org/10.1109/TPEL.2012.2207128).
- [17] E. Rondon-Pinilla, F. Morel, C. Voltaire, and J.-L. Schanen, "Modeling of a buck converter with a SiC JFET to predict EMC conducted emissions," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2246–2260, May 2014, doi: [10.1109/TPEL.2013.2295053](https://doi.org/10.1109/TPEL.2013.2295053).
- [18] S. Ohn et al., "Three-terminal common-mode EMI model for EMI generation, propagation, and mitigation in a Full-SiC three-phase UPS module," *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 8599–8612, Sep. 2019, doi: [10.1109/TPEL.2018.2883714](https://doi.org/10.1109/TPEL.2018.2883714).
- [19] S.-Y. Chen et al., "A systematic parasitic capacitance extraction procedure for three level neutral point clamped inverter modules," in *Proc. 2023 IEEE Appl. Power Electron. Conf. Expo.*, (APEC), Orlando, FL, USA, 2023, pp. 2709–2714, doi: [10.1109/APEC43580.2023.10131260](https://doi.org/10.1109/APEC43580.2023.10131260).
- [20] A. Cataliotti, D. D. Cara, G. Marsala, A. Pecoraro, A. Ragusa, and G. Tiné, "High-frequency experimental characterization and modeling of six pack IGBTs power modules," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 6664–6673, Nov. 2016, doi: [10.1109/TIE.2016.2585082](https://doi.org/10.1109/TIE.2016.2585082).
- [21] A. Mallik, W. Ding, and A. Khaligh, "A comprehensive design approach to an EMI filter for a 6-kW three-phase boost power factor correction rectifier in avionics vehicular systems," *IEEE Trans. Veh. Technol.*, vol. 66, no. 4, pp. 2942–2951, Apr. 2017, doi: [10.1109/TVT.2016.2590462](https://doi.org/10.1109/TVT.2016.2590462).
- [22] H. Bishnoi, P. Mattavelli, R. Burgos, and D. Boroyevich, "EMI behavioral models of DC-Fed three-phase motor drive systems," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4633–4645, Sep. 2014, doi: [10.1109/TPEL.2013.2284436](https://doi.org/10.1109/TPEL.2013.2284436).
- [23] S. Karimi, E. Farjah, T. Ghanbari, F. Naseri, and J.-L. Schanen, "Estimation of parasitic capacitance of common mode noise in vehicular applications: An unscented Kalman filter-based approach," *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 7526–7534, Aug. 2021, doi: [10.1109/TIE.2020.3007088](https://doi.org/10.1109/TIE.2020.3007088).
- [24] L. Yang et al., "Modeling and characterization of a 1 KW CCM PFC converter for conducted EMI prediction," in *Proc. 19th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2004, APEC '04., Anaheim, CA, USA, 2004, pp. 763–769, vol. 2, doi: [10.1109/APEC.2004.1295909](https://doi.org/10.1109/APEC.2004.1295909).
- [25] D. Han, S. Li, Y. Wu, W. Choi, and B. Sarlioglu, "Comparative analysis on conducted CM EMI emission of motor drives: WBG versus Si devices," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8353–8363, Oct. 2017, doi: [10.1109/TIE.2017.2681968](https://doi.org/10.1109/TIE.2017.2681968).
- [26] Magnetics, "0058617A2, 0058617A2 Datasheet," Oct. 7, 2021. Accessed: Dec. 2023. [Online]. Available: <https://www.mag-inc.com/Media/Magnetics/Datasheets/0058617A2.pdf>
- [27] S. W. Pasko, M. K. Kazimierczuk, and B. Grzesik, "Self-capacitance of coupled toroidal inductors for EMI filters," *IEEE Trans. Electromag. Compatib.*, vol. 57, no. 2, pp. 216–223, Apr. 2015, doi: [10.1109/TEMC.2014.2378535](https://doi.org/10.1109/TEMC.2014.2378535).
- [28] Methods of measurement of touch current and protective conductor current, IEC 60990 Edition 3.0, Int. Electrotechnical Commission (IEC), May 2016.
- [29] Remington Industries, "Litz Wire, 14 AWG unserved single build, 5/52/38 stranding, ideal for aaaaal100kHz applications - 6 spool sizes," (n.d.). Accessed: Dec. 2023. [Online]. Available: <https://www.remingtonindustries.com/magnet-wire/litz-wire-14-awg-unserved-single-build-5-52-38-stranding-ideal-for-100-khz-applications-6-spool-sizes>.
- [30] Cree, "C3M0120065D silicon carbide power MOSFET C3MTM MOSFET technology," *C3M0120065D Datasheet*, Jan. 2021. Accessed: Dec. 2023. [Online]. Available: <https://assets.wolfspeed.com/uploads/2021/05/C3M0120065D.pdf>)=<https://assets.wolfspeed.com/uploads/2021/05/C3M0120065D.pdf>)<https://assets.wolfspeed.com/uploads/2021/05/C3M0120065D.pdf>
- [31] t-Global Technology, "TGX/TG-A126X ultra soft thermal pad," Jul. 1, 2020. Accessed: Dec. 2023. [Online]. Available: <http://www.tglobaltechnology.com/uploads/files/tds/TG-X.pdf>
- [32] T. Sakurai, and K. Tamaru, "Simple formulas for two- and three-dimensional capacitances," *IEEE Trans. Electron Devices*, vol. 30, no. 2, pp. 183–185, Feb. 1983, doi: [10.1109/T-ED.1983.21093](https://doi.org/10.1109/T-ED.1983.21093).
- [33] OMICRON Lab, "Bode 100 user manual," 2017, Accessed: Mar. 2024. [Online]. Available: https://www.omicron-lab.com/fileadmin/assets/Bode_100/Manuals/Bode-100-User-Manual-ENU10060503.pdf
- [34] Times Microwave Systems, "LMR-240 Flexible Low Loss Cable Assemblies," LMR-240 specification sheet, lmr-240-coax-cables-datasheet.pdf. Accessed: Mar. 2024.
- [35] Tekbox Digital Solutions, "TBLM1 LISN-MATE," TBLM1 LISN Mate Manual, TBLM1_LISN_Mate_Manual.pdf. Accessed Jun. 2024.
- [36] Tektronix, "RSA500 A Series Portable Spectrum Analyzer Datasheet," *RSA503 A Datasheet*, Oct. 19, 2023.



Connor Reece (Graduate Student Member, IEEE) received the B.S.E. degree in electrical engineering from Arizona State University (ASU), Tempe, AZ, USA, in 2017. He is currently working toward the Ph.D. degree in systems engineering with ASU, Polytechnic Campus, Mesa, AZ, USA.

From 2016 to 2021, he worked on electronic control units for auxiliary power units, actuation control units, and brake control units with United Technology Aerospace Systems Charlotte, NC, USA. Since 2021, he has been working on electronic control unit development, lithium-ion battery engineering, and analog/digital/power supply avionics for satellites with Northrop Grumman Corporation, West Falls Church, VA, USA. His research interests include developing electromagnetic interference modeling and computation for power converters utilizing wide bandgap semiconductors, and power converter design and control for PFC and isolated DAB/CLLC converters in electric vehicle applications.



Naveed Ishraq (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from the Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, in 2021. He is currently working toward the Ph.D. degree in systems engineering with the Power Electronics and Control Engineering Laboratory, Arizona State University, Tempe, AZ, USA.

His research interests include wide bandgap semiconductor device applications in high-power density multilevel converters, isolated dc–dc resonant converters, and bridgeless PFC rectifiers for electric vehicle applications.



Ayan Mallik (Senior Member, IEEE) received the M.S. and Ph.D. degrees in electrical engineering from the University of Maryland, College Park, MD, USA, in 2018 and 2019, respectively.

He is an Assistant Professor with Arizona State University, Tempe, AZ, USA. He has authored or coauthored more than 105 peer-reviewed publications and six pending/issued U.S. Patents. His research interests include the modeling and control of complex multiorder power converters, switching modulator optimization, multiobjective design optimization of

power electronics systems, highly efficient and high-density wide bandgap power conversion solutions in the applications of various clean energy systems, including transportation electrification, extreme environment space, grid-integration of renewables and storage, among many others.

Dr. Mallik was a recipient of various awards and recognitions, including the National Science Foundation (NSF) CAREER Award in 2023, ASU Fulton School top 5% teaching recognition award (2023 and 2024), featured author in IEEE Xplore (July 2024), the IEEE TPEL Prize Paper Award in 2023, first place winner in the “Help Others Programme (HOPE)” competition organized by the IEEE Industrial Electronics Society (IAS), the first place in Dean’s Doctoral Dissertation Award Competition at UMD in 2019, UMD ECE department’s distinguished dissertation award (2019), the University of Maryland’s Invention of the Year Award in 2018, Jimmy H.C. Lin invention award at UMD (2018), the third place in Allegheny Region Cleantech University Prize Collegiate Competition in 2017 sponsored by the U.S. Department of Energy, and numerous best paper awards in IEEE conferences, among many others. He is currently an Associate Editor for IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY. He was an Associate Editor for IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS and IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS.