

Low-Capacitance Operation and Its Hierarchical Control for STATCOM Based on T-Type Converter With MMDTC

Shuo Liu, *Student Member, IEEE*, Decun Niu [✉], *Member, IEEE*, Lei Zhang [✉], *Member, IEEE*, Jianjian Lin, Jingyang Fang [✉], *Senior Member, IEEE*, and Zhenwei Li [✉], *Member, IEEE*

Abstract—For conventional operation, the submodules of a static synchronous compensator based on a T-type converter with modular multilevel dc-link require high capacitance to suppress capacitor voltage ripple. Being different from that, an intriguing discovery reveals the capacitor voltage ripple is in phase with arm voltage in capacitive reactive power mode and opposite in inductive reactive power mode. As a result, a low-capacitance operation is proposed by exploiting this intriguing discovery. To better accommodate the proposed low-capacitance operation, this article presents a hierarchical control strategy that integrates a single PI controller, a model predictive control with a single objective, and an enhanced algorithm for sorting capacitor voltages. Finally, simulation and experimental results validate the effectiveness of the proposed low-capacitance operation and its hierarchical control strategy.

Index Terms—Low capacitance, model predictive control, multilevel converter, static synchronous compensator (STATCOM), T-type converter.

I. INTRODUCTION

THE static synchronous compensator (STATCOM) is a power electronics-based shunt device utilized for rapid and dynamic compensation of reactive power [1], [2]. It finds extensive application in the power system for voltage and reactive power regulations [3], [4]. The significance of STATCOM has been growing due to the increased integration of renewable energy sources such as wind and photovoltaic power

plants in recent years. Recent advancements in multilevel converters facilitate the development of medium-voltage high-power STATCOMs. Four fundamental multilevel topologies have been explored including cascaded H-bridge (CHB) converter [5], modular multilevel converter (MMC) [6], neutral point clamped (NPC) converter [7], and flying capacitor (FC) converter [8]. For STATCOM applications, NPC and FC converters exhibit suboptimal performance in terms of capacitor voltage balancing, especially when the number of voltage levels is high. Similarly, CHB and MMC face challenges due to a large number of semiconductor power devices needed to synthesize the desired multilevel voltage.

The STATCOMs based on hybrid multilevel topologies have attracted attention due to their features of integrating traditional designs and achieving higher output voltage levels with fewer power components [9], [10], [11]. Among these topologies, the T-type converter with modular multilevel dc-link (MMDTC) [12] combines features of different semiconductor devices, such as the high voltage capability, low conduction loss, and cost-effectiveness of thyristors, as well as the high-frequency characteristics and controllability offered by IGBTs. Moreover, it does not require multiple isolated power sources in the dc side of submodules in the reactive power compensation applications, making it a promising choice for medium-voltage high-power STATCOM.

Traditionally, high-capacitance electrolytic capacitors are utilized in MMDTC to mitigate voltage ripple. However, the electrolyte in these capacitors gradually volatilizes over time, resulting in a gradual decline in their electrical performance. The reliable operation of the entire system relies heavily on the reliability of SM capacitors, which has prompted researchers to explore film capacitors as a viable alternative. Existing literature [13], [14], [15], [16] have comprehensively compared film capacitors and electrolytic capacitors in converters, as shown in Table I, leading to the following conclusion: Film capacitors exhibit longer lifetimes, superior operating voltage capability, and stronger current capability compared to electrolytic counterparts. However, film capacitors have lower capacitance per volume ratio and higher cost implications. Direct replacement is impractical due to cost and volume considerations. Hence, it becomes imperative to explore new approaches for reducing capacitance in order to meet the demand for transitioning from electrolytic capacitors to film-based alternatives.

Received 5 February 2024; revised 2 July 2024 and 18 August 2024; accepted 18 September 2024. Date of publication 23 September 2024; date of current version 12 December 2024. This work was supported in part by 2023 Province's New and Old Kinetic Energy Conversion of Major Industrial Research Project and in part by the Natural Science Foundation of Shandong Province, China, under Grant ZR2021ME236. Recommended for publication by Associate Editor C. Wang. (*Corresponding author: Decun Niu.*)

Shuo Liu, Decun Niu, and Zhenwei Li are with the College of Automation and Electronic Engineering, Qingdao University of Science and Technology, Qingdao 266061, China (e-mail: 4022040077@mails.qust.edu.cn; niudecun@qust.edu.cn; lizhenwei1991@126.com).

Lei Zhang is with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798 (e-mail: zhanglei19891025@gmail.com).

Jianjian Lin is with the College of Chemistry and Molecular Engineering, Qingdao University of Science and Technology, Qingdao 266061, China (e-mail: jianjian_lin@qust.edu.cn).

Jingyang Fang is with the School of Control Science and Engineering, Shandong University, Jinan 250100, China (e-mail: jingyangfang@sdu.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3466136>.

Digital Object Identifier 10.1109/TPEL.2024.3466136

TABLE I
ELECTROLYTIC VERSUS FILM CAPACITORS

Technical parameters	Electrolytic capacitor	Film capacitor
Capacitance per unit volume	High	Low
Cost per Joule	Low	High
Operating voltage	Low	High
Rms current rating	20 mA/ μ F	200–1000 mA/ μ F
Equivalent series resistance (ESR)	High	Low
Losses	High	Low
Operating lifetime	< 20 000 h	> 100 000 h

TABLE II
COMPARISON OF APPROACHES FOR REDUCING SM CAPACITANCE

Approaches	Methods	disadvantages	
Suppressing voltage ripple	Circulating current injection [17-20]	Not suitable for MMDTC	
	Both zero-sequence voltage and circulating current injection [21-22]		
	Negative-sequence current injection [23] and third-order harmonic injection [24]-[26]		
	Additional active power decoupling circuits [27-31]		Increased cost and volume
	Closed-loop voltage ripple controller [32]		Only for CHB drive
Taking advantage of voltage ripple	Through an increased number of series-connected submodules in each arm [33]	Increased number of power devices	
	Skillfully utilizing the phase relationship between capacitor voltage and grid voltage [34-37]	Not suitable for MMDTC	

In summary, previous research efforts have primarily focused on two approaches to mitigate the SM capacitance for multi-level converters: suppressing the voltage ripple across capacitors and effectively taking advantage of the inherent capacitor voltage ripple, as summarized in Table II. Since the MMDTC is different from existing conventional multilevel converters, the existing voltage-ripple suppression methods are not applicable. In detail, the existing methods suppressed capacitor voltage ripple by injecting circulating current [17], [18], [19], [20] and zero-sequence voltage [21], [22] in MMC. However, neither the circulating current injection nor the zero-sequence voltage injection methods are suitable for MMDTC due to the absence of a circulating current path and mutual cancellation of zero-sequence voltages within upper- and lower-arm modulation waves. Yang et al. [23] proposed similar methods to suppress voltage ripple of CHB converters by injecting negative-sequence current and third-order voltage [24], [25], [26]. However, they cause increased current stress and power losses of power devices. And the injected third-order voltage does not have any impact on MMDTC, since it would mutually cancel out within the upper and lower arm modulation waves. In addition, the additional active power decoupling circuits were employed to suppress capacitor voltage ripple, such as stacked switched-capacitor topologies [27], [28], buck-type active power filter decoupling circuit [29], [30], and three-terminal middle-cell between the upper arm, lower arm [31]. However, these methods result in significant hardware cost escalation. Ni et al. [32] introduced a novel closed-loop voltage ripple controller for regenerative CHB drive; however, it is not suitable for STATCOM application.

To take advantage of the inherent capacitor voltage ripple, the SM capacitance can be significantly reduced if a larger voltage ripple can be accepted. Song et al. [33] proposed a low-capacitance MMC operating with large capacitor voltage ripples through an increased number of series-connected submodules in each arm. However, this method leads to an increase in power devices. In [34] and [35], the capacitance in full bridge converter was reduced by tolerating a strongly fluctuating voltage at twice the line frequency using special control techniques. A low-capacitance CHB-STATCOM was suggested for operation with large capacitor voltage ripples [36]. Nevertheless, these methods cannot be directly applied to MMDTC topology due to its fundamentally different working principle from that of MMC and CHB.

To date, there is a scarcity of research literature addressing the reduction of SM capacitance value in MMDTC. Therefore, this article aims to minimize the required SM capacitance value in MMDTC-STATCOM. The unique contribution of this article lies in the theoretical analysis of SM capacitor voltage and arm voltage fluctuation laws, leading to a novel finding for the first time: during capacitive reactive power mode, the capacitor voltage ripple is found to be in phase with the arm voltage, while it is opposite during inductive reactive power mode. Based on this intriguing discovery, a low-capacitance operation strategy is proposed in this article. Subsequently, to better align with the proposed low-capacitance operation, a hierarchical control strategy is proposed in this article, which incorporates a single PI controller, a single objective optimization of model predictive control (MPC), and an enhanced algorithm for sorting capacitor voltages in a hierarchical manner.

II. OPERATIONAL PRINCIPLE OF MMDTC-STATCOM

The MMDTC-based STATCOM, as illustrated in Fig. 1, consists of two IGBT-based arms with a T-type structure. The upper and lower arms are cascaded by HBSMs, and then connects at the dc side of the T-type structure. Each phase of the T-type structure comprises three high-voltage switches (T_{ku} , T_{kn} , T_{kl} ; $k = a, b, c$) designed to withstand line-to-line voltage [12].

For the convenience of analysis, the basic operational principles are briefly summarized in this section. The phase voltage of the converter is defined as

$$\begin{cases} u_{ao} = V_o \sin(\omega t + \pi/6) \\ u_{bo} = V_o \sin(\omega t - \pi/2) \\ u_{co} = V_o \sin(\omega t + 5\pi/6) \end{cases} \quad (1)$$

V_o refers to the phase voltage amplitude and $\omega = 2\pi f$.

The line-to-line voltages of the converter can be derived from (1) as follows:

$$\begin{cases} u_{ab} = \sqrt{3}V_o \sin(\omega t + \pi/3) \\ u_{bc} = \sqrt{3}V_o \sin(\omega t - \pi/3) \\ u_{ca} = -\sqrt{3}V_o \sin(\omega t) \end{cases} \quad (2)$$

The switching sequences $\{S_a, S_b, S_c\}$ of the T-type structure are listed in Fig. 2, where $S_k = 1, 0, -1$ ($k = a, b, c$) denote the conduction states of the upper-, middle-, and lower-switches of




Fig. 1. Configuration of MMDTC-based STATCOM.




Fig. 2. Switching sequences of T-structure and arm voltages along with line-to-line voltages.

phase- k , respectively. The corresponding output voltages of the upper arm and lower arm, along with the line-to-line voltages, can be summarized, as shown in Fig. 2. Their time-variant expression can be deduced accordingly

$$u_{UN} = \begin{cases} \sqrt{3}V_o \sin \theta, & \theta \in [0, \frac{\pi}{3}] \\ \sqrt{3}V_o \sin(\theta + \frac{\pi}{3}), & \theta \in [\frac{\pi}{3}, \frac{2\pi}{3}] \end{cases} \quad (3a)$$

$$u_{NL} = \begin{cases} -\sqrt{3}V_o \sin(\theta - \frac{\pi}{3}), & \theta \in [0, \frac{\pi}{3}] \\ \sqrt{3}V_o \sin(\theta - \frac{\pi}{3}), & \theta \in [\frac{\pi}{3}, \frac{2\pi}{3}] \end{cases} \quad (3b)$$

where $\theta = \omega t - \text{floor}(\omega t / (\frac{2\pi}{3}))$, $\text{floor}(\alpha)$ refers to rounding the elements of α down to the nearest integers. According to (3), the peak value of arm voltage $V_{\text{arm_peak}} = 1.5 V_o$ can be obtained when $\theta = \pi/3$.

By employing the Fourier series expansion formula [38] and disregarding its high-frequency components, the Formula (3) of arm voltages can be reformulated as follows:

$$u_{UN}(t) \approx a_0 - a_3 \cos(3\omega t) \quad (4a)$$

$$u_{NL}(t) \approx a_0 + a_3 \cos(3\omega t) \quad (4b)$$

where $a_0 = \frac{3\sqrt{3}V_o}{2\pi}$ and $a_3 = \frac{9\sqrt{3}V_o}{8\pi}$.

According to (4), the arm voltages mainly contain third-order harmonics.

III. CAPACITANCE REDUCTION OF MMDTC-STATCOM

Since the capacitor voltage ripple is related to the charging and discharging behaviors, to derive the capacitor voltage ripple, the capacitor currents are determined by the arm current and switching states of SMs. Then, the peak-peak ripple is derived from the capacitor current, which determines the capacitance.

When the MMDTC compensates for capacitive reactive power, the arm currents are expressed as

$$i_U = -I_o \sin\left(\theta - \frac{\pi}{3}\right), \theta \in \left[0, \frac{2\pi}{3}\right] \quad (5a)$$

$$i_L = \begin{cases} I_o \sin(\theta - \pi), & \theta \in [0, \frac{\pi}{3}] \\ I_o \sin(\theta + \frac{\pi}{3}), & \theta \in [\frac{\pi}{3}, \frac{2\pi}{3}] \end{cases} \quad (5b)$$

where I_o represents the amplitude of phase current.

Assuming the SM system is lossless and in accordance with the principle of power conservation, the following expression can be derived:

$$C u_{c_up} \frac{du_{c_up}}{dt} = \frac{u_{UN}}{N} i_U. \quad (6)$$

And then combining (3a) and (5a), the time-variant SM capacitor voltage u_{c_up} can be derived

$$u_{c_up}(t) = \begin{cases} \sqrt{U_{c_peak}^2 + \frac{\sqrt{3}V_o I_o}{2N\omega C} \left\{ \sin(2\theta - \pi/3) - \theta - \left(\frac{\sqrt{3}}{2} - \frac{\pi}{3}\right) \right\}} & \theta \in [0, \frac{\pi}{3}] \\ \sqrt{U_{c_peak}^2 + \frac{\sqrt{3}V_o I_o}{2N\omega C} \left\{ \sin(2\theta) + \theta - \left(\frac{\sqrt{3}}{2} + \frac{\pi}{3}\right) \right\}} & \theta \in [\frac{\pi}{3}, \frac{2\pi}{3}] \end{cases} \quad (7a)$$

where U_{c_peak} refers to the peak value of SM capacitor voltage, C is capacitance value, and N is the number of SMs per arm.

In a similar way, the SM capacitor voltage within the lower arm can be derived




Fig. 3. Schematic diagrams of MMDTC-STATCOM operation. (a) and (b) in conventional operation. (c) and (d) in proposed low-capacitance operation.

$$u_{c_low}(t) =$$

$$\begin{cases} \sqrt{U_{c_peak}^2 - \frac{\sqrt{3}V_o I_o}{2N\omega C} \left\{ [\sin(2\theta - \pi/3) - \theta] + \frac{\sqrt{3}}{2} \right\}} & \theta \in [0, \frac{\pi}{3}) \\ \sqrt{U_{c_peak}^2 - \frac{\sqrt{3}V_o I_o}{2N\omega C} \left\{ [\sin(2\theta) + \theta] + \left(\frac{\sqrt{3}}{2} - \frac{2\pi}{3} \right) \right\}} & \theta \in [\frac{\pi}{3}, \frac{2\pi}{3}) \end{cases} \quad (7b)$$

The peak-peak ripple is determined by the peak and valley values of SM capacitor voltage. In order to quantitatively analyze the capacitance value below, the valley value of SM capacitor voltage is calculated as $\theta = 0$ in (7a), namely,

$$U_{c_valley} = \sqrt{U_{c_peak}^2 - \frac{\sqrt{3}V_o I_o}{2N\omega C} \left(\sqrt{3} - \frac{\pi}{3} \right)}. \quad (8)$$

A. Conventional Operation Without Considering Phase Relationship Between Capacitor Voltage and Arm Voltage

Under conventional operating conditions, the phase of capacitor voltage is typically disregarded, with emphasis solely on diminishing the ripple amplitude on capacitor voltage, which will be analyzed as follows.

To avoid overmodulation, it is necessary to ensure that the instantaneous value of the cluster capacitor voltage is always greater than the arm voltage. To achieve this, commonly set the valley value of the cluster capacitor voltage always higher than the maximum value of arm voltage. The operating mode of STATCOM is generally divided into capacitive and inductive ones. In the capacitive mode, the converter output voltage exceeds the grid voltage, whereas in the inductive mode, it falls below the grid voltage, i.e.,

$$V_o = \begin{cases} (1 + \lambda)V_g, & \text{when in capacitive mode} \\ (1 - \lambda)V_g, & \text{when in inductive mode} \end{cases} \quad (9)$$

where V_g refers to the amplitude of grid phase voltage, and $\lambda = \omega L I_o / V_g$ refers to the ratio of voltage drop across filtering inductor.

Then, the corresponding peak value of the arm voltage can be obtained

$$V_{arm_peak} = \begin{cases} 1.5(1 + \lambda)V_g, & \text{when in capacitive mode} \\ 1.5(1 - \lambda)V_g, & \text{when in inductive mode} \end{cases} \quad (10)$$

Fig. 3(a) and (b) shows the schematic diagram for the conventional operation. To avoid overmodulation both in capacitive and inductive modes, the valley value of cluster capacitor voltage must exceed the larger one between both values specified in (10), namely,

$$NU_{c_valley} \geq 1.5(1 + \lambda)V_g. \quad (11)$$

Assuming that the capacitor voltage ripple ratio $\varepsilon = \Delta U_{c_peak} / U_{c_peak}$, the following equation can be obtained:

$$NU_{c_peak} = NU_{c_valley} + \varepsilon NU_{c_peak}. \quad (12)$$

Consider the critical case of (11): i.e., $NU_{c_valley} = 1.5(1 + \lambda)V_g$, and then according to (8), (11), and (12), the required capacitance C_0 can be expressed as

$$C_0 = \left(3 - \frac{\pi}{\sqrt{3}}\right) \frac{2NI_o(1 - \varepsilon)^2}{9\omega V_g(1 + \lambda)(2\varepsilon - \varepsilon^2)} \quad (13)$$

According to (13), once the filtering inductor voltage drop ratio λ is given, capacitance C_0 is inversely proportional to capacitor voltage ripple ratio ε , while once ε is given, and C_0 is inversely proportional to λ . Therefore, in order to reduce the required capacitance C_0 , it becomes necessary to increase filtering inductor voltage drop ratio λ or capacitor voltage ripple ratio ε . However, the increased λ results in a larger filtering inductor, while the increase in ε would result in higher voltage stress on SM, both of which cause an increased cost of the converter.

B. Proposed Low-Capacitance Operation Utilizing Phase Relationship Between Capacitor Voltage and Arm Voltage

Based on the above analysis, when reducing capacitance, the voltage ripple is increased. In fact, overmodulation can be avoided as long as the instantaneous value of cluster capacitor

voltage surpasses that of arm voltage. Since there is a larger triple-frequency ripple on arm voltage according to (4), this would also allow a larger ripple on capacitor voltage in theory.

When employing Fourier expansion to capacitor voltages expressed in (7a) and (7b), they are reformulated as

$$u_{c_up}(t) \approx b_0 - b_3 \cos(3\omega t) \quad (14a)$$

$$u_{c_low}(t) \approx b_0 + b_3 \cos(3\omega t) \quad (14b)$$

where b_0 and b_3 are expressed as (15), shown at the bottom of this page.

According to (4) and (14), the third-order harmonic of arm voltage is in phase with capacitor voltage ripple. This interesting finding suggests that a larger ripple on capacitor voltage can be existing without adversely affecting arm voltage modulation. Taking advantage of this finding, the peak cluster capacitor voltage only needs to be higher than the peak arm voltage, as depicted in Fig. 3(c). In other words, the capacitor voltage ripple can be increased by leveraging the consistent phase relationship between capacitor voltage and arm voltage. Therefore, in the capacitive mode, a larger peak-peak ripple leads to lower capacitance.

However, in the inductive mode, the third-order harmonic of capacitor voltage is reversely in phase with that of arm voltage, as expressed in

$$u_{c_up}(t) \approx b_0 + b_3 \cos(3\omega t) \quad (16a)$$

$$u_{c_low}(t) \approx b_0 - b_3 \cos(3\omega t). \quad (16b)$$

This observation indicates that in order to avoid overmodulation, the valley value of cluster capacitor voltage must exceed the peak value of arm voltage, as shown in Fig. 3(d), i.e.,

$$NU_{c_valley} \geq 1.5(1 - \lambda)V_g. \quad (17)$$

Assuming the peak value of cluster capacitor voltage remains the same as that in conventional operating mode, as shown in Fig. 3, the required capacitance C_1 for the proposed operation can be deduced based on (8), (13), and (17)

$$C_1 = \left(3 - \frac{\pi}{\sqrt{3}}\right) \frac{2NI_o(1 - \lambda)(1 - \varepsilon)^2}{9\omega V_g \left[(1 + \lambda)^2 - (1 - \lambda)^2(1 - \varepsilon)^2 \right]} \quad (18)$$

where ε represents the capacitor voltage ripple ratio under the conventional operation as tagged in Fig. 3(a).

Furthermore, the capacitance difference between the proposed operation and the conventional one can be expressed as




Fig. 4. Diagram illustrating the correlation between the maximum output current and the SM capacitance value.

$$C_0 - C_1 = \frac{4\left(\frac{\pi}{\sqrt{3}} - 3\right)NI_o\lambda(1 - \varepsilon)^2 \left[(1 - \lambda)(2 - \varepsilon)\varepsilon - 2 \right]}{9\omega V_g \left[(1 + \lambda)(2\varepsilon - \varepsilon^2) \right] \left[(1 + \lambda)^2 - (1 - \lambda)^2(1 - \varepsilon)^2 \right]}. \quad (19)$$

According to (19), $C_0 - C_1 > 0$ when $0 < \lambda < 1$ and $0 < \varepsilon < 1$, which indicates that the proposed operation can achieve a reduction in capacitance compared to the conventional operation.

Phase alignment between the arm voltage and capacitor voltage ripple is the key feature utilized in the low-capacitance operation. By utilizing such phase alignment, MMDTC-STATCOM can operate with constant peak capacitor voltage independent of the ripple magnitude. However, this favorable phase alignment only exists in the capacitive mode. If the capacitance value is very low, the STATCOM's operation capability in the inductive mode maybe limited, which can be explained from Fig. 4. In Fig. 4, positive current values represents capacitive operating region, while negative values represents inductive operating region. I_o represents the rated reactive current. C_1 represents the critical value necessary for ensuring that the converter can output symmetric inductive and capacitive reactive current. In

$$b_0 = \frac{4\sqrt{3}V_oI_o}{15\pi N\omega C \sqrt{U_{c_peak}^2 + \left(\frac{\pi}{3} - \sqrt{3}\right) \frac{\sqrt{3}V_oI_o}{4N\omega C} - \sqrt{U_{c_peak}^4 + \left(\frac{\pi}{3} - \sqrt{3}\right) \frac{\sqrt{3}V_oI_oU_{c_peak}^2}{2N\omega C} + \left[\frac{3}{16}\left(\frac{\pi}{3} - \sqrt{3}\right)^2 - \frac{32}{225\pi^2}\right] \frac{V_o^2I_o^2}{N^2\omega^2C^2}}} \quad (15a)$$

$$b_3 = \sqrt{U_{c_peak}^2 + \left(\frac{\pi}{3} - \sqrt{3}\right) \frac{\sqrt{3}V_oI_o}{4N\omega C} - \sqrt{U_{c_peak}^4 + \left(\frac{\pi}{3} - \sqrt{3}\right) \frac{\sqrt{3}V_oI_oU_{c_peak}^2}{2N\omega C} + \left[\frac{3}{16}\left(\frac{\pi}{3} - \sqrt{3}\right)^2 - \frac{32}{225\pi^2}\right] \frac{V_o^2I_o^2}{N^2\omega^2C^2}}}. \quad (15b)$$




Fig. 5. Control Strategies comparison of (a) conventional double-loop control with multiple PI(PR) controllers, (b) conventional model predictive control with multiple objectives optimization, and (c) proposed hierarchical control.

other words, when $C_1 < C < C_0$, the symmetrical inductive and capacitive operating capability can be achievable. However, when $C < C_1$, the operational range of the converter is limited in inductive mode. That's to say, the reduction of output current is necessary to mitigate overmodulation, as it effectively diminishes the ripple value of capacitor voltage.

IV. PROPOSED HIERARCHICAL CONTROL FOR MMDTC-STATCOM

In the conventional operation of MMDTC-STATCOM mentioned in [12], multiple PI controllers are used to achieve multiple control objectives including the overall capacitor voltage-balancing, output currents and individual capacitor voltage-balancing, as shown in Fig. 5(a).

However, the reduced capacitance poses two challenges in the control design of MMDTC-STATCOM: 1) the need to consider a high-magnitude low-frequency ripple on the capacitor voltages, and 2) the requirement for a faster controller to regulate the voltages of capacitors during transients in order to prevent voltage overshoot. Consequently, tracking a sinusoidal reference becomes challenging for the PI controllers. To address this issue while still utilizing the multiple PI controllers for individual capacitor voltage control, it becomes necessary to incorporate a low-pass filter to extract the dc component from the capacitor voltage [see Fig. 5(a)]. Nevertheless, incorporating

such a filter leads to reduced control bandwidth and inferior dynamics which can result in transient voltage overshoots. Alternatively, employing the PR controllers instead of PI controllers enable effective balance control of SM capacitor voltages [see Fig. 5(a)]. However, the conventional PR(PI) controller exhibits slow response due to significant delays, rendering it incapable of meeting the demands for swift adjustments in STATCOM. Simultaneously, the interdependence between multiple control objectives and controllers poses challenges in coordinating their dynamic characteristics, further complicating controller design [39], [40].

MPC, in contrast to conventional linear control, offers several advantages such as fast dynamic response, multiobjective control capability, straightforward implementation, and efficient handling of nonlinearities and constraints. However, conventional MPC involves evaluating all possible switching states of MMDTC to identify the optimal one that minimizes a cost function encompassing multiple control objectives like output current, SM capacitor voltages, and switching losses, as shown in Fig. 5(b). This is achieved by assigning weight factors reflecting their relative importance in overall system performance. Nevertheless, designing appropriate weight factors for multiobjective optimization poses challenges and may lead to potential conflicts arising from conflicting objectives [41], [42].

The limitations of the aforementioned control strategies are addressed by proposing a hierarchical control strategy, as shown

in Fig. 5(c). In this approach, the SM capacitor voltage-balancing control is excluded from the cost function and regulated individually using an improved sorting algorithm. The MPC scheme is designed to only predict the optimal output current through a single cost function and a single PI controller can effectively maintain balance in the total capacitor voltage.

A. Single PI Controller for Overall Capacitor Voltage Control

The overall control of capacitor voltage is implemented to regulate the total voltage across the capacitors. Despite larger ripples on the SM capacitor voltages, there is an opposite phase between the upper- and lower-arm voltage according to (14) and (16). As a result, the summation of capacitor voltages in both arms remains constant. Consequently, a single PI controller can be effectively employed to balance the total capacitor voltage.

B. Single Objective Optimization for the Number of SMs Inserted

In the conventional MPC, the trigger signal combinations of all power devices are done directly by solving the cost function for all possible sequences and one that provides a minimized cost will be selected. Being different from that, in the proposed hierarchical control, only the output current is evaluated and the corresponding optimal number of SMs inserted is obtained, which can reduce computation complexity.

The flow chart of single objective optimization for the number of SMs inserted is shown in Fig. 6. The number of SMs inserted references $N_{up}(k)$ and $N_{low}(k)$ are the basic components of the control set. Therefore, the evaluated control set can be expressed as

$$X(k) = [N_{up}(k), N_{low}(k)]. \quad (20)$$

And then the output voltage references of the upper and lower arm can be expressed as

$$[u_{UN}(k), u_{NL}(k)] = [N_{up}(k), N_{low}(k)] \begin{bmatrix} u_{c_up}(k) \\ u_{c_low}(k) \end{bmatrix}. \quad (21)$$

Furthermore, the phase voltage references $u_{ao}(k)$, $u_{bo}(k)$, $u_{co}(k)$ of MMDTC can be deduced based on Table III.

The system model of MMDTC-STATCOM can be expressed as

$$L \frac{d}{dt} \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} = \begin{bmatrix} u_{ga} \\ u_{gb} \\ u_{gc} \end{bmatrix} - \begin{bmatrix} u_{ao} \\ u_{bo} \\ u_{co} \end{bmatrix}. \quad (22)$$

By Clark transformation, the system model of the MMDTC can be further transferred into α - β coordinate as follows [28]:

$$L \frac{d}{dt} \begin{bmatrix} i_\alpha \\ i_\beta \end{bmatrix} = \begin{bmatrix} u_{g\alpha} \\ u_{g\beta} \end{bmatrix} - \begin{bmatrix} u_\alpha \\ u_\beta \end{bmatrix} \quad (23)$$

where i_α and i_β are the output current components in α - and β -axes; $u_{g\alpha}$ and $u_{g\beta}$ are the ac grid voltage components in α - and β -axes; u_α and u_β are the output voltage components in α - and β -axes.




Fig. 6. Flow chart of the number of SMs inserted predictive control and individual capacitive voltage balancing control.

TABLE III
RELATIONSHIP BETWEEN PHASE VOLTAGES AND ARM VOLTAGES

Sector	$u_{ao}(k)$	$u_{bo}(k)$	$u_{co}(k)$
I	$\frac{2u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) - 2u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) + u_{NL}(k)}{3}$
II	$\frac{2u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) - 2u_{NL}(k)}{3}$
III	$\frac{-u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{2u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) - 2u_{NL}(k)}{3}$
IV	$\frac{-u_{UN}(k) - 2u_{NL}(k)}{3}$	$\frac{2u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) + u_{NL}(k)}{3}$
V	$\frac{-u_{UN}(k) - 2u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{2u_{UN}(k) + u_{NL}(k)}{3}$
VI	$\frac{-u_{UN}(k) + u_{NL}(k)}{3}$	$\frac{-u_{UN}(k) - 2u_{NL}(k)}{3}$	$\frac{2u_{UN}(k) + u_{NL}(k)}{3}$

Equation (23) can be further discretized using the forward Euler approximation. The final discrete system model of the MMDTC-STATCOM can be expressed as follows:

$$\begin{cases} i_\alpha(k+1) = \frac{T_s}{L} (u_{g\alpha}(k) - u_\alpha(k)) + i_\alpha(k) \\ i_\beta(k+1) = \frac{T_s}{L} (u_{g\beta}(k) - u_\beta(k)) + i_\beta(k) \end{cases} \quad (24)$$

where T_s is the sampling period; $i_\alpha(k+1)$ and $i_\beta(k+1)$ are the predicted output currents at $k+1$ time instant; $u_{g\alpha}(k)$ and $u_{g\beta}(k)$ are the measured grid voltages at k time instant; $u_\alpha(k)$ and $u_\beta(k)$ are the output voltage references at k time instant; $i_\alpha(k)$ and $i_\beta(k)$ are the measured output current at k time instant.

According to (20)–(24), it can be concluded that the output current in the $k+1$ time instant is determined by the output current and the number of SMs inserted references in the current k time constant.

With the determined search range ($0 \sim N$) of the number of SMs in the upper and lower arm, the evaluated control sets can be expressed as

$$\begin{aligned} & \text{for } i = 0 : 1 : N \\ & \text{for } j = 0 : 1 : N \\ & [N_{\text{up}}(k+1), N_{\text{low}}(k+1)] = [i, j]. \end{aligned} \quad (25)$$

By incorporating the adaptive search range and evaluating control sets, the output current can be accurately predicted based on the discrete converter model presented in (24). The final cost function only contains the control target of output current in both α - and β -axes as follows:

$$J = |i_\alpha^*(k+1) - i_\alpha(k+1)| + |i_\beta^*(k+1) - i_\beta(k+1)| \quad (26)$$

where $i_\alpha^*(k+1)$ and $i_\beta^*(k+1)$ are the output current reference $k+1$ time instant. After calculating all the cost functions, the control set with the minimum cost function will be selected as the optimal control set for the next time instant. Ultimately, the optimal number of SMs inserted in the upper and lower arm can be obtained.

C. Sorting Algorithm With Reduced Switching Losses for Individual Capacitor Voltage Balancing

The sorting algorithm is commonly employed to balance individual capacitor voltages for multilevel converter. Usually, it is performed by directly organizing the capacitor voltages in ascending or descending order. When the capacitance of the capacitor decreases, there is a significant increase in the rate of change of its voltage. More frequent sorting and adjustment of capacitor voltages are required using the conventional sorting algorithm. This high-frequency switching action not only adds complexity to the system but also introduces additional switching losses. To address this issue, an improved sorting algorithm with a keeping factor is proposed.

Fig. 6 shows the flow chart used for selecting the number of SMs in the upper and lower arm. Once an SM is inserted, its capacitor voltage can be predicted for the next sampling period as follows:

$$u_{cj}(k+1) = u_{cj}(k) + \frac{T_s}{C} i_{\text{arm}}(k) S_j(k) \quad (27)$$

where u_{cj} represents the capacitor voltage of j th SM and i_{arm} is the measured arm's current. S_j represents the switching function of j th SM. When the SM is put in, $S_j = 1$, otherwise, $S_j = 0$.

The revised prediction of SM capacitor voltage at $k+1$ time is defined as

$$\begin{aligned} u_{cj_new}(k+1) &= u_{cj}(k+1) \\ &+ \text{sign}(i_{\text{arm}}(k)) * (1 - S_j(k)) * \delta \end{aligned} \quad (28)$$

where $\text{sign}(i_{\text{arm}}(k))$ is a sign function; $\delta \geq 0$ is keeping factor.

Once δ is taken into account, the SMs inserted in the current sampling period is still preferentially selected to be put into in the next sampling period. A larger value of δ leads to fewer switching actions between SMs, which in turn leads to lower switching losses. However, The SMs capacitor voltage balancing effect may be affected. Therefore, the value of δ should be considered in a compromise.

D. Fault-Tolerant Schemes for Low-Capacitance Operation

It is highly desirable for MMDTC to maintain uninterrupted normal operation even in the event of SM failures. To achieve this, fault-tolerant operation of MMDTC with a certain amount of redundant SMs is generally necessary. Fault-tolerant methods can be categorized into cold reserve mode and hot reserve mode. In the cold reserve mode, redundant SMs are typically bypassed and only activated when a fault occurs. While this reserve mode results in long charging times for the cold reserved SMs, distorted transient performance, and low SM utilization ratio. The hot reserve mode is preferable as it treats redundant SMs similarly to normal ones, resulting in higher SM utilization ratio and superior transient performance. Thence, the following two fault-tolerant schemes are introduced under the hot reserve mode.

Scheme 1: Once a SM fault occurs in the arm, bypass this failed SM and one healthy SMs in the other arm to achieve the symmetrical operation among both arms.

Scheme 2: Once a SM fault occurs in the arm, only bypass this failed SM. Doing so, the MMDTC needs to operate asymmetrically among both arms.

The proposed control strategy of Fig. 5(c) still can be employed under the aforementioned fault-tolerant schemes. But it is important to note that the capacitor voltage reference value of the remaining SMs need to be adjusted accordingly based on (7), and the search range in both arms in MPC should be adjusted accordingly based on (25), due to changes in the number of SMs.


V. SIMULATION RESULTS

The proposed low-capacitance operation of MMDTC-STATCOM is evaluated based on the circuit parameters presented in Table IV. Under the case of $Q_{\text{rated}} = 10$ MVar, Fig. 7 shows the comparison results of the required capacitance for the proposed and the conventional operation based on (13) and (18). It is noted again that ε only refers to the capacitor voltage ripple ratio for the conventional operation. It can be seen that the required capacitance of the proposed operation is always lower than that of the conventional operation regardless of capacitor voltage ripple ratio ε and filtering inductor voltage drop ratio λ , as shown in Fig. 7(a).


In (13), (18), and (19), the output current I_o and voltage drop ratio λ of filtering inductor can be expressed by the rated reactive

TABLE IV
 MAIN PARAMETERS OF SIMULATION

Case	Variable	Symbol	Value
	Rated reactive power	Q_{rated}	0–20 MVar
	Rated line-to-line voltage	V_{line}	10 kV
	Rated grid phase voltage	V_g	$\sqrt{2}V_{\text{line}}/\sqrt{3}$
	Ac filtering inductor	L	2.5 mH
	Voltage ripple ratio	ε	0.08
	Number of SMs per arm	N	18
	Keeping factor	δ	20
When $Q_{\text{rated}}=10$ MVar	Rated amplitude of phase current	I_o	817A
	Voltage drop ratio	λ	0.078
	SM capacitance (conventional operation)	C_0	7.9 mF
	SM capacitance (proposed operation)	C_1	2.6 mF



(a)



(b)

 Fig. 7. Comparison of the required capacitance for the conventional operation and the proposed low-capacitance operation. (a) Three-dimensional representation of the variation in capacitance with respect to ε and λ . (b) Reduction in capacitance corresponding to the rated reactive power.

power Q_{rated} as follows:

$$\begin{cases} I_o = \frac{2Q_{\text{rated}}}{3V_g} \\ \lambda = \frac{2\omega L Q_{\text{rated}}}{3V_g^2} \end{cases} \quad (29)$$

The relationship between the reduction in capacitance and the rated reactive power can be determined by substituting (29) into (19). Once the grid voltage V_g , SM voltage ripple ratio ε , filter inductance L , and the number of SMs per arm are given, the amount of capacitance reduction can be calculated

 TABLE V
 TECHNICAL PARAMETERS LIST OF ELECTROLYTIC AND FILM CAPACITOR

Technical parameters	ALF80(1)122FP500 (Electrolytic capacitor)	C44UOGT7110M52K (Film capacitor)
Capacitance per unit volume	1.2 mF/166.91 cm ³	1.1 mF/1647.82 cm ³
Cost per	\$19.84	\$132.44
Normal voltage	500 V	900 V
Rms current rating	12.44 A	81 A
Operating lifetime	9000 h	200 000 h

Note: Technical parameters are obtained from <https://www.kemet.com> and <https://www.digikey.cn>

 TABLE VI
 COMPARISON RESULTS OF SM CAPACITOR UNDER CONVENTIONAL AND LOW-CAPACITANCE OPERATION CONDITIONS

	Conventional operation		Low-capacitance operation
	ALF80(1)122FP500 (Electrolytic)	C44UOGT7110M52K (Film)	C44UOGT7110M52K (Film)
Capacitor type	ALF80(1)122FP500 (Electrolytic)	C44UOGT7110M52K (Film)	C44UOGT7110M52K (Film)
Capacitance required	7.9 mF	7.9 mF	2.6 mF
Connection type	Two in series followed by fourteen in parallel	Eight in parallel	Three in parallel
Total Number of capacitors	28	8	3
Total volume	4673.50 cm ³	13182.56 cm ³	4943.46 cm ³
Total cost	\$555.52	\$1059.52	\$397.32

based on (19). Taking the parameters listed in Table IV, as an illustrative example, Fig. 7(b) demonstrates the reduction in capacitance corresponding to the rated reactive power. As seen, the greater the reactive power, the more pronounced the reduction in capacitance value.

When $Q_{\text{rated}} = 10$ MVar, $\lambda = 0.078$ is calculated in Table IV. Assuming $\varepsilon = 0.08$, for the conventional operation, the required capacitance is 7.9 mF and the peak value of SM capacitor voltage should always keep 800 V. While the required capacitance is only 2.6 mF for the proposed low-capacitance operation and the corresponding peak value of SM capacitor voltage is 735 V/800 V in capacitive mode and inductive mode, respectively.

For a more intuitive comparison, an illustrative example is provided below. Taking KEMET company's product as a representative case study, the selected electrolytic and film capacitor parameters are presented in Table V. The comparative results between conventional operation and low-capacitance operation can be found in Table VI. Given that the maximum operating voltage for electrolytic capacitors typically does not exceed 500 V, they need to be connected in series configuration. As indicated by Table VI, under conventional operation conditions, if film capacitors were to directly replace electrolytic ones, there would be a threefold increase in total capacitor volume along with a twofold increase in total capacitor cost incurred. However, under low-capacitance operation condition, the film capacitors exhibit a comparable total volume to that of the electrolytic capacitors under the conventional operation, while achieving a significant reduction of approximately 28% in overall cost.




Fig. 8. Simulation results of (a) output phase voltages, (b) output currents, (c) SM capacitor voltages, (d) cluster capacitor voltages and arm voltages, and (e) arm currents in the conventional and proposed low-capacitance operation, respectively.

A. Comparison Between Proposed Low-Capacitance Operation and Conventional Operation

Fig. 8 presents the simulation waveforms including output voltages, output currents, SM capacitor voltage ripples, arm currents for the conventional operation and the low-capacitance operation, respectively. In comparison, regardless of whether operating in capacitive or inductive mode, the proposed low-capacitance operation demonstrates a larger voltage ripple across SM capacitors compared to conventional operation. However, there is minimal impact on the total harmonic distortion (THD) values of output voltages and output currents, as well as arm currents. Fig. 8(d) demonstrates the cluster capacitor voltage and arm voltage, clearly indicating an identical phase in capacitive mode and an opposite phase in inductive mode. These findings provide validation for the capacitor voltage analysis presented in Section III.

B. Comparison Between Proposed Hierarchical Control and Conventional Controls

To verify the steady-state and transient performances of the proposed hierarchical control in low-capacitance operation, a comparative study compared with the double-loop control with multiple PR controllers and MPC with multiple objectives optimization, has been conducted.

1) *Steady-State Analysis*: The steady-state behavior using the three control methods are investigated in capacitive and inductive modes, as shown in Figs. 9 and 10 (the first 100 ms of the image). In comparison, the output currents are almost the same under the three control methods. However, the SM capacitor voltage-balancing behavior achieved through the MPC is comparatively inferior to the other two control methods. The reason is that the multiobjective optimization pursues a global optimum rather than optimizing each individual control objective separately.




Fig. 9. Steady-state (the first 100 ms of the image) and transient comparison of (a) output currents and (b) SM capacitor voltages using the double-loop control with multiple PR controllers, MPC with multiple objectives optimization, and the propose hierarchical control when changing the reactive current reference from inductive to capacitive.




Fig. 10. Steady-state (the first 100 ms of the image) and transient comparison of (a) output currents and (b) SM capacitor voltages using the double-loop control with multiple PR controllers, MPC with multiple objectives optimization, and the propose hierarchical control when changing the reactive current reference from capacitive to inductive.

2) *Transient Analysis:* To analyze the transient behavior of MMDTC-STATCOM, a step change is applied to the reactive current reference at t_0 . As seen from Figs. 9 and 10, the proposed control method demonstrates the smallest overshoot in capacitor voltage and output current during transient conditions, when compared to the other two control methods. This observation suggests that the proposed control method effectively mitigates voltage and current overshoot. Furthermore, the proposed control method exhibits the shortest time required for both capacitor voltage and output current to reach steady-state again, indicating its superior dynamic response.

C. Verification of Fault-Tolerant Schemes

The simulations are conducted to evaluate the fault-tolerant schemes abovementioned when one SM fault occurs. Using

Scheme 1, Fig. 11 presents the simulation results of MMDTC, including output currents, phase voltages, SM capacitor voltages, and arm currents. As shown in Fig. 11, the first SM in the upper-arm failed and was bypassed along with the 19th SM in the lower-arm simultaneously. The remaining SMs' capacitor voltage peak values slightly increased but remained well balanced. Furthermore, fault-tolerant operation has minimal impact on output current and voltage waveforms as well as arm currents. Under Scheme 2, the corresponding simulation results are depicted in Fig. 12. It can be observed that following

the failure of the first SM in the upper arm, only this faulty SM is bypassed, resulting in an asymmetric operation of MMDTC between both arms. The peak voltage of the lower-arm capacitor remains unaffected after the fault occurrence, while a slight increase in the peak voltage of the upper-arm capacitor. As seen, the output voltages, output currents, and arm currents remain unaffected. Regardless of Scheme 1 or 2, MMDTC exhibits a rapid dynamic response, thereby indicating excellent performance of the proposed control method even in the presence of SM faults.

D. Impact of Keeping Factors δ on SM Switching Frequency

To investigate the impact of different keeping factors δ on the SM switching frequency, a sudden change in keeping factor from 10 to 100 is introduced at time t_0 . The resulting changes in output current, SM capacitor voltages, and PWM signals of HBSM1 and HBSM19 within the upper and lower arms are depicted in Fig. 13. It is evident that an increase in keeping factor leads to a decrease in SM switching frequency [see Fig. 13(c)] while leaving the output current unaffected [see Fig. 13(a)]. However, there is a slight degradation observed in the balance of SM capacitor voltages [see Fig. 13(b)].

VI. EXPERIMENTAL RESULTS

The MMDTC-STATCOM has been constructed in a reduced-scale prototype, as depicted in Fig. 14, with its corresponding




Fig. 11. Fault-tolerant operation waveforms using Scheme 1. (a) Capacitor voltages of HBSM1 and HBSM19. (b) All SM capacitor voltages. (c) Output phase voltages. (d) Output currents. (e) Arm currents.




Fig. 12. Fault-tolerant operation waveforms using Scheme 2. (a) Capacitor voltage of HBSM1. (b) All SM capacitor voltages. (c) Output phase voltages. (d) Output currents. (e) Arm currents.

parameters provided in Table VII. The whole control program has been implemented by a Typhoon HIL 402 platform.

A. Comparison Between Proposed Low-Capacitance Operation and Conventional Operation

Fig. 15 presents the experimental waveforms including output voltages, output currents, SM capacitor voltages, arm voltages,




Fig. 13. Simulation results of (a) output currents, (b) SM capacitor voltages, (c) PWM signals of HBSM1 and HBSM19 in the upper arm and lower arm, respectively, when different keeping factors are given.




Fig. 14. Photograph of MMDTC-STATCOM prototype.

TABLE VII
MAIN EXPERIMENTAL PARAMETERS

Variable	Symbol	Value
Grid phase voltage	V_g	$110\sqrt{2}$ V
Rated amplitude of phase current	I_o	5 A
Fundamental frequency	f	50 Hz
SM capacitance (conventional operation)	C_0	470 μ F
SM capacitance (proposed operation)	C_1	200 μ F
Ac filtering inductor	L	10 mH
Number of SMs per arm	N	5
Peak voltage of SM capacitor	U_{c_peak}	55 V
Keeping factor	δ	3




Fig. 15. Experimental results of (a) grid voltage of phase-a and output currents, (b) output line-to-line voltages, (c) output voltages of upper and lower arm, (d) HBSM1 capacitor voltage and output voltage of upper arm, (e) capacitor voltages of HBSM1 ~ 2 within upper arm, and HBSM6 ~ 7 within lower arm, and (f) arm currents using the conventional and proposed operation, respectively.




Fig. 16. Experimental results of (a) grid voltage and output currents, (b) output line-to-line voltages, (c) arm voltages, (d) HBSM1 capacitor voltage and upper arm voltage, and (e) capacitor voltages of HBSM1~2 within upper arm, and HBSM6~7 within lower arm when changing the reactive current reference from inductive to capacitive and vice versa.

and arm currents for the conventional operation and the low-capacitance operation, respectively. It can be observed that the output current exhibits low THD regardless of that in capacitive mode and inductive mode. The capacitor voltage ripple in capacitive mode is shown to be in phase with the arm voltage, as illustrated in Fig. 15(d). Conversely, the inductive mode exhibits an opposite phase relationship between the capacitor voltage ripple and the arm voltage. Additionally, Fig. 15(e) exhibits well-balanced yet larger ripple SM capacitor voltages, compared to that in conventional operation.

B. Dynamic Response Verification

The proposed hierarchical control strategy is further assessed by abruptly transitioning the reactive current reference from an inductive to a capacitive state, and vice versa. The corresponding experimental results are presented in Fig. 16. The output current can rapidly track its reference value and achieve balanced SM capacitor voltages in both scenarios, thereby indicating the superior dynamic response performance of the proposed control strategy.

VII. CONCLUSION

This article introduces a new operating approach for MMDTC-STATCOM, which effectively reduces capacitance by leveraging the phase relationship between capacitor voltage and

arm voltage. A qualitative and quantitative analysis is conducted to compare this mode with the conventional operation. To better accommodate the proposed low-capacitance operation, a hierarchical control strategy is presented to overcome the limitations associated with multiple PI (PR) controllers and multiobjective optimization of MPC. This hierarchical control enhances the clarity of respective control objectives and improves control effectiveness, thereby demonstrating superior performance in terms of steady-state and dynamic response through simulation and experimental results.

REFERENCES

- [1] P. Rao, M. L. Crow, and Z. Yang, "STATCOM control for power system voltage control applications," *IEEE Trans. Power Del.*, vol. 15, no. 4, pp. 1311–1317, Oct. 2000.
- [2] M. T. Bina and A. K. S. Bhat, "Averaging technique for the modeling of STATCOM and active filters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 723–734, Mar. 2008.
- [3] J. A. Barrado, R. Grino, and H. Valderrama-Blavi, "Power-quality improvement of a stand-alone induction generator using a STATCOM with battery energy storage system," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2734–2741, Oct. 2010.
- [4] G. A. A. Orcajo et al., "Enhancement of power quality in an actual hotrolling mill plant through a STATCOM," *IEEE Trans. Ind. Appl.*, vol. 56, no. 3, pp. 3238–3249, May/Jun. 2020.
- [5] J. A. Barrena, L. Marroyo, M. A. R. Vidal, and J. R. T. Apraiz, "Individual voltage balancing strategy for PWM cascaded H-bridge converter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 21–29, Jan. 2008.
- [6] D. D. C. Mendonça, A. F. Cupertino, H. A. Pereira, and R. Teodorescu, "Minimum cell operation control for power loss reduction in MMC-based STATCOM," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1938–1950, Apr. 2021.
- [7] J. Zhou and P.-T. Cheng, "Modulation methods for 3L-NPC converter power loss management in STATCOM application," *IEEE Trans. Ind. Appl.*, vol. 55, no. 5, pp. 4965–4973, Sep./Oct. 2019.
- [8] M. Humayun, M. M. Khan, Z. Weidong, J. Huawei, and M. U. Hassan, "Cascaded symmetric flying capacitor multilevel inverter for STATCOM application," in *Proc. 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, 2017, pp. 946–951.
- [9] P. Omer, J. Kumar, and B. S. Surjan, "A review on reduced switch count multilevel inverter topologies," *IEEE Access*, vol. 8, pp. 22281–22302, 2020.
- [10] A. Miremad, K. K. Monfared, H. Iman-Eini, and Y. Neyshabouri, "Design and control of a STATCOM based on hybrid cascaded H-bridge and full-bridge neutral point clamped multilevel inverter," *IEEE Power Electron.*, vol. 13, no. 17, pp. 4019–4030, Dec. 2020.
- [11] A. Kaymanesh, A. Chandra, and K. Al-Haddad, "Model predictive control of MPUC7-based STATCOM using autotuned weighting factors," *IEEE Trans. Ind. Electron.*, vol. 69, no. 3, pp. 2447–2458, Mar. 2022.
- [12] D. Niu, F. Gao, T. Xu, and Z. Ma, "Thyristor-based T-type converter with modular multilevel DC-link," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6792–6806, Jun. 2022.
- [13] H. Wang and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters—An overview," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sep./Oct. 2014.
- [14] G. Farivar, B. Hredzak, and V. G. Agelidis, "Reduced-capacitance thin-film H-bridge multilevel STATCOM control utilizing an analytic filtering scheme," *IEEE Trans. Ind. Electron.*, vol. 62, no. 10, pp. 6457–6468, Oct. 2015.
- [15] M. Chen, H. Wang, H. Wang, F. Blaabjerg, X. Wang, and D. Pan, "Reliability assessment of hybrid capacitor bank using electrolytic- and film-capacitors in three-level neutral-point-clamped inverters," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2019, pp. 2826–2832.
- [16] B. Karanayil, V. G. Agelidis, and J. Pou, "Evaluation of DC-link decoupling using electrolytic or polypropylene film capacitors in three-phase grid-connected photovoltaic inverters," in *Proc. 39th Annu. Conf. IEEE Ind. Electron. Soc.*, 2013, pp. 6980–6986.
- [17] R. Picas, J. Pou, S. Ceballos, V. G. Agelidis, and M. Saeedifard, "Minimization of the capacitor voltage fluctuations of a modular multilevel converter by circulating current control," in *Proc. 38th Annu. Conf. IEEE Ind. Electron. Soc.*, 2012, pp. 4985–4991.
- [18] J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas, and J. Zaragoza, "Circulating current injection methods based on instantaneous information for the modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 777–788, Feb. 2015.
- [19] S. P. Engel and R. W. De Doncker, "Control of the modular multi-level converter for minimized cell capacitance," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, 2011, pp. 1–10.
- [20] R. Picas, J. Pou, S. Ceballos, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, "Optimal injection of harmonics in circulating currents of modular multilevel converters for capacitor voltage ripple minimization," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 318–324.
- [21] A. J. Korn, M. Winkelkemper, and P. Steimer, "Low output frequency operation of the modular multi-level converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2010, pp. 3993–3997.
- [22] J. Xu et al., "Dual harmonic injection for reducing the submodule capacitor voltage ripples of hybrid MMC," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 3622–3633, Jun. 2021.
- [23] Z. Yang, J. Sun, Y. Tang, M. Huang, and X. Zha, "An integrated dual voltage loop control for capacitance reduction in CHB-based regenerative motor drive systems," *IEEE Trans. Ind. Electron.*, vol. 66, no. 5, pp. 3369–3379, May 2019.
- [24] Y. J. Wang, Y. S. Chai, J. B. Tang, X. B. Yuan, and C. Y. Xia, "DC voltage control strategy of chain star STATCOM with second-order harmonic suppression," *IET Power Electron.*, vol. 9, no. 14, pp. 2645–2653, 2016.
- [25] Y. Hu, X. Zhang, W. Mao, T. Zhao, F. Wang, and Z. Dai, "An optimized third harmonic injection method for reducing DC-link voltage fluctuation and alleviating power imbalance of three-phase cascaded H-bridge photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 67, no. 4, pp. 2488–2498, Apr. 2020.
- [26] Y. Hu et al., "High-frequency-link current stress optimization of cascaded H-bridge-based solid-state transformer with third-order harmonic voltage injection," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 1, pp. 1027–1038, Feb. 2021.
- [27] Y. Tang, M. Chen, and L. Ran, "A compact MMC submodule structure with reduced capacitor size using the stacked switched capacitor architecture," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 6920–6936, Oct. 2016.
- [28] J. Fang, F. Blaabjerg, S. Liu, and S. M. Goetz, "A review of multilevel converters with parallel connectivity," *IEEE Trans. Power Electron.*, vol. 36, no. 11, pp. 12468–12489, Nov. 2021.
- [29] G. Jia, M. Chen, S. Tang, C. Zhang, and G. Zhu, "Active power decoupling for a modified modular multilevel converter to decrease submodule capacitor voltage ripples and power losses," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2835–2851, Mar. 2021.
- [30] Z. Kong, X. Huang, Z. Wang, J. Xiong, and K. Zhang, "Active power decoupling for submodules of a modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 125–136, Jan. 2018.
- [31] M. Huang, J. Zou, X. Ma, Y. Li, and M. Han, "Modified modular multilevel converter to reduce submodule capacitor voltage ripples without common-mode voltage injected," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2236–2246, Mar. 2019.
- [32] Z. Ni, A. Abuelnaga, M. Narimani, and N. R. Zargari, "DC-Link voltage ripple control of regenerative CHB drives for capacitance reduction," *IEEE Trans. Ind. Electron.*, vol. 69, no. 4, pp. 3245–3254, Apr. 2022.
- [33] Q. Song, W. Yang, B. Zhao, J. Meng, S. Xu, and Z. Zhu, "Low-capacitance modular multilevel converter operating with high capacitor voltage ripples," *IEEE Trans. Ind. Electron.*, vol. 66, no. 10, pp. 7456–7467, Oct. 2019.
- [34] T. Isobe, D. Shiojima, K. Kato, Y. R. R. Hernandez, and R. Shimada, "Full bridge reactive power compensator with minimized-equipped capacitor and its application to static var compensator," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 224–234, Jan. 2016.
- [35] T. Isobe, L. Zhang, R. Iijima, H. Tadano, Y. Kawanami, and K. Terazono, "Experimental verification of capacitance reduction in MMC based STATCOM," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2016, pp. 1–7.
- [36] G. Farivar, C. D. Townsend, B. Hredzak, J. Pou, and V. G. Agelidis, "Low capacitance cascaded H-bridge multilevel StatCom," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1744–1754, Mar. 2017.
- [37] X. Ge and F. Gao, "Flexible third harmonic voltage control of low capacitance cascaded H-bridge STATCOM," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 1884–1889, Mar. 2018.

- [38] F. Wu, J. Sun, D. Zhou, Y. Liu, T. Geng, and J. Zhao, "Simplified fourier series based transistor open-circuit fault location method in voltage-source inverter fed induction motor," *IEEE Access*, vol. 8, pp. 83953–83964, 2020.
- [39] N. Guler, H. Komurcugil, S. Bayhan, and H. Abu-Rub, "Simplified single-stage buck-boost rectifier with proportional-integral and cascaded proportional-resonant control method," *IEEE Trans. Ind. Electron.*, vol. 71, no. 1, pp. 348–359, Jan. 2024.
- [40] R. Xu et al., "A novel control method for transformerless H-bridge cascaded STATCOM with star configuration," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1189–1202, Mar. 2015.
- [41] X. Gao et al., "Model predictive control of a modular multilevel converter considering control input constraints," *IEEE Trans. Power Electron.*, vol. 39, no. 1, pp. 636–648, Jan. 2024.
- [42] M. Vatani, B. Bahrani, M. Saeedifard, and M. Hovd, "Indirect finite control set model predictive control of modular multilevel converters," *IEEE Trans. Smart Grid*, vol. 6, no. 3, pp. 1520–1529, May 2015.



Shuo Liu (Student Member, IEEE) received the B.Eng. degree in electrical engineering from Shenyang Institute of Engineering, Shenyang, China, in 2022. He is currently working toward the master's degree in electrical engineering with Qingdao University of Science and Technology, Qingdao, China.

His research interests include multilevel converters, modulation methods, and FACTS.



Decun Niu (Member, IEEE) received the B.Eng. degree in electrical engineering from the University of Jinan, Jinan, China, in 2011, and the M.Eng. and Ph.D. degrees in electrical engineering from Shandong University, Jinan, China, in 2014 and 2022, respectively.

From 2014 to 2018, he was an Electrical Designer with Shandong Engineering Consulting Institute Company Limited, Jinan, China. Since 2022, he has been with Qingdao University of Science and Technology as a specially-appointed Associate Professor.

His research interests include multilevel converters, modulation methods, and FACTS.



Lei Zhang (Member, IEEE) received the B.Eng. in electrical engineering from Shandong University of Science and Technology, Qingdao, China, in 2012, the M.Eng. degree in electrical engineering from Shandong University, Jinan, China, in 2015, and the Ph.D. degree in electrical engineering from Arizona State University, Tempe, AZ, USA, in 2020.

From 2015 to 2016, he was with the School of Electrical and Electronic Engineering, Nanyang Technological University, where he was a Research Associate. From 2021 to 2022, he was a Research

Assistant with Shanghai Jiaotong University. He is currently a Research Fellow with Nanyang Technological University. His research interests include modular multilevel converters, energy storage systems, and hybrid ac–dc microgrid.



Jianjian Lin received the Ph.D. degree in materials science and engineering from the University of Wollongong, Wollongong, NSW, Australia, in 2015 (under Professor Shixue Dou and Professor Jung Ho Kim).

Since 2018, she has been a Full-Professor with Qingdao University of Science and Technology, Qingdao, China. Her research interest includes the advanced functional materials for energy applications.



Jingyang Fang (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2013 and 2015, respectively, and the Ph.D. degree in electrical engineering from the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, in 2019.

From May to August 2018, he was a Visiting Scholar with the Institute of Energy Technology, Aalborg University, Aalborg, Denmark. From 2018 to 2019, he was a Research Fellow with School of

Electrical and Electronic Engineering, Nanyang Technological University, Singapore. From 2019 to 2021, he was a Postdoctoral Researcher with the Duke University and TU Kaiserslautern. Since 2021, he has with the School of Control Science and Engineering, Shandong University, as a Full Professor. His research interests include power quality control, stability analysis and improvement, renewable energy integration, and digital control in more-electronics power systems.

Dr. Fang is a recipient of the Humboldt Research Fellowship, National Excellent Young Scientists (Overseas), three IEEE Prize Paper Awards, one Best Presenter Award, and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS Star Reviewer Award, and the recipient of the Chinese Government Award for Outstanding Self-Financed Students Abroad in 2018 and the Best Thesis Award from NTU in 2019. He is among World's Top 2% Highly Cited Scientists ranked by Stanford University.



Zhenwei Li (Member, IEEE) received the B.S. and M.S. degrees in electrical engineering in 2013 and 2015, respectively, from Harbin Institute of Technology, Harbin, China, where he is currently working toward the Ph.D. degree in electrical engineering.

He is currently a Lecturer with the College of Automation and Electronic Engineering, Qingdao University of Science and Technology. His main research interests include power conversion and control technology.