



An Optimized DPWM With Reduced Leakage Current for Three-Phase Three-Level Inverters With Unbalanced Neutral-Point Voltage

Yuhang Zou , *Student Member, IEEE*, Li Zhang , *Senior Member, IEEE*, Yan Xing , *Member, IEEE*, Huizi Zhuge, Xiao Shen, Yong Zhang, and Ying Lu

Abstract—Leakage current causes alternating output current distortion and severe electromagnetic interference in photovoltaic generation systems. This article proposes an optimized discontinuous pulsewidth modulation (O-DPWM) method to reduce leakage current in three-phase three-level inverters under various neutral point (NP) voltage conditions. First, the relationship between common-mode voltage (CMV) and leakage current is revealed. Then, the CMV characteristics of space vectors under different NP conditions are analyzed, and the switching-state sequence is optimized to minimize CMV magnitude, thereby reducing leakage current. Furthermore, by clamping the switching state of one phase in each switching cycle, switching losses are also reduced. Finally, a 3-kW grid-tied inverter prototype is built, and experimental results demonstrate that the proposed O-DPWM scheme achieves lower leakage current and higher efficiency compared to existing reduction schemes across different NP voltage conditions.

Index Terms—Common-mode voltage, discontinuous pulsewidth modulation (PWM), leakage current, neutral point (NP) voltage imbalance, three-phase three-level inverters.

I. INTRODUCTION

THREE-LEVEL inverters are widely used in photovoltaic (PV) generation systems for their low voltage stress and low current ripple [1], [2], [3], [4]. However, due to the parasitic capacitor of PV panels, high-frequency variation of the common-mode voltage (CMV) causes severe leakage current, which distorts the alternating output current and causes severe

electromagnetic interference [5], [6], [7]. Consequently, the VDE 0126-1-1 standard mandates a shutdown within 0.3 s if the leakage current exceeds 300 mA [8].

Improving the output filter design can effectively reduce the leakage current. In [9], the star point of three-phase capacitors in an *RLC* filter was connected with the neutral point (NP) of the dc-link capacitors, and the leakage current was reduced by using an optimized parameter design. Chen et al. [10] combined the *RLC* filter and coupled common-mode transformer to achieve higher impedance in the leakage current path, and the leakage current is suppressed. In [11], damping resistors were integrated with a conventional *LCL* filter. By designing the value of damping resistors, the leakage current was reduced while the system stability was not affected. In [12], an *LCCL* filter was proposed by splitting filter capacitors into two parts. The star point of the smaller one is connected to the NP of the dc-link capacitors. It offers a low-impedance path to avoid leakage currents flowing through the utility grid. Besides, the high-order filter can also lower the leakage current [13]. However, modifying the passive output filter increases hardware costs and power loss.

Using switching states with lower CMV is a more cost-effective way to reduce the leakage current. Many continuous pulsewidth modulation (CPWM) schemes with low leakage current were proposed. In [14], zero vectors were removed, and other vectors were divided into two categories according to their CMV values. In each switching period, the reference vector was synthesized by three vectors from the same category. Thus, the CMV variation was reduced. The leakage current can also be reduced by using active zero vectors, which are formed by using two opposite vectors with the same dwelling duty [15]. In [16], the CMV reduction was achieved by configuring the comparing logic of modulation and carrier signals of conventional seven-segment space-vector PWM. The effect of dead time was further considered in [17] to avoid the CMV spike during the dead time. In [18], the large, medium, and small vectors are combined to clamp the CMV at different constant levels. The CMV can be controlled at zero by using only medium vectors and one specific zero vector [19], [20]. Constant CMV can also be achieved by injecting a dedicated zero-sequence component (ZSC) and using a pair of opposite carrier signals [21], [22], [23]. However, these methods cause one phase's switching state to vary twice within a switching period, leading to high switching loss. In [24], small

Received 7 April 2024; revised 13 July 2024; accepted 22 August 2024. Date of publication 26 August 2024; date of current version 7 October 2024. This work was supported in part by the National Natural Science Foundation of China under Grant 52322705, in part by the Natural Science Foundation of Jiangsu Province under Grant BK20230037, and in part by the Special Fund of Jiangsu Province for the Transformation of Scientific and Technological Achievements under Grant BA2023108. Recommended for publication by Associate Editor E. Babaei. (*Corresponding author: Li Zhang.*)

Yuhang Zou and Yan Xing are with the Jiangsu Key Lab of New Energy Generation and Power Conversion, Nanjing University of Aeronautics and Astronautics, Nanjing 211100, China.

Li Zhang, Huizi Zhuge, and Xiao Shen are with the School of Electrical and Power Engineering, Hohai University, Nanjing 211100, China (e-mail: zhanglinuaa@hhu.edu.cn).

Yong Zhang and Ying Lu are with the Aiswei New Energy Technology (Yangzhong) Company Ltd., Yangzhong 212200, China, and also with the Aiswei Technology Company Ltd., Shanghai 200000, China.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3450409>.

Digital Object Identifier 10.1109/TPEL.2024.3450409

vectors were not adopted, and large vectors, medium vectors, and a specific zero vector were employed. In [25], the CMV of small vectors was further analyzed, and six high-CMV small vectors were unused. Thus, leakage current and switching times are both reduced. However, the CPWM scheme leads to high switching loss, degrading the efficiency.

Compared with CPWM schemes, discontinuous PWM (DPWM) schemes reduce the switching times by 1/3, which improves the inverter efficiency [26]. By configuring the clamping regions in a fundamental period, DPWM schemes could reduce switching loss by 1/2 at a certain range of power factor [27], [28]. However, conventional DPWM schemes do not deal with the leakage current issue. Many improved DPWM schemes were proposed to lower the leakage current. In [29], three long vectors closest to the reference vector were utilized to synthesize the reference vector, by which one phase switching state was clamped. Thus, the CMV was reduced. However, its low CMV characteristic can only be achieved in regions with a high modulation index (MI). This disadvantage can be solved by employing a CPWM scheme in regions with low MIs [30]. Hybrid utilization of DPWM and CPWM was also reported in [31] and [32] to achieve low CMV at different MIs. However, the CPWM scheme increases switching loss. Xu et al. [33] proposed the low-CMV discontinuous switching-state sequences, which can be used in full MI ranges. A 240-degree clamped DPWM was proposed in [34]. It only uses two switching states in each switching period to reduce CMV and switching loss. In [35], the CMV was reduced by removing high-CMV small vectors in the conventional space-vector PWM scheme. Since one of the redundant small vectors is no longer used, the switching state of one phase is clamped during a switching period. In [36] and [37], different clamping modes with low CMV magnitude were investigated based on the space-vector diagram formed by low-CMV vectors. As a result, both the low CMV and high efficiency were achieved. However, when the neutral-point (NP) voltage is unbalanced, the position and CMV of each vector are varied accordingly, which is not considered by the above schemes. As a result, these schemes cannot achieve CMV reduction and lead to alternating output current distortion under unbalanced NP voltage conditions.

In some PV generation systems, as reported in [2] and [3], the upper and lower capacitors could be connected to different dc sources, as shown in Fig. 1, leading to an unbalanced NP voltage. The previous works, which deal with the unbalanced NP voltage, mainly focus on eliminating the alternating output current distortion caused by the unbalanced NP voltage [38], [39]. Modifying the carrier signals, modifying the modulation signals, and employing dynamic space vectors are all effective ways to avoid alternating output current distortion. However, only a few pieces of literature further considered the CMV reduction. In [40], the relationship between NP voltage and the CMV of each switching state was analyzed, achieving CMV reduction through opposite carrier signals and limiting injected ZSCs within variable upper and lower boundaries. However, this remains a CPWM scheme, resulting in high switching loss.




Fig. 1. Topology of T-type three-level inverter with dual DC input ports.

TABLE I
SUMMARIZATION OF THE EXISTING MODULATION SCHEMES

Reference	Leakage Current Reduction	Operating with unbalanced NP voltage	PWM type		Applicable topology	
			CPWM	DPWM	Two-level	Three-level
[14]	✓		✓		✓	
[19]	✓		✓			✓
[25]	✓		✓			✓
[27]				✓	✓	
[29]	✓			✓	✓	
[36]	✓			✓		✓
[38]		✓		✓		✓
[39]		✓		✓		✓
[40]	✓	✓	✓			✓

Table I summarizes significant existing modulation schemes reviewed above, highlighting the absence of a DPWM scheme that reduces leakage current under unbalanced NP voltages. Thus, previous works fail to achieve both low leakage current and low switching loss under unbalanced NP voltage conditions.

This article proposes an optimized DPWM (O-DPWM) scheme to reduce the leakage current for three-level inverters under different NP voltage conditions. The clamping modes of each subsector are composed of vectors with low CMV variation, and the space-vector diagram is dynamically adjusted according to the NP voltage. As a result, both the low leakage current and high efficiency are achieved under unbalanced NP voltage conditions. The rest of this article is organized as follows. In Section II, the relationship between the leakage current and CMV is analyzed. Then, the implementation of the proposed O-DPWM scheme is presented in Section III. Simulation results and comparative analysis are given as well. In Section IV, a 3-kW grid-tied inverter prototype was built to conduct experiments. Finally, Section V concludes this article.

II. ANALYSIS OF THE LEAKAGE CURRENT

A simplified circuit model, which was reported in [41], is adopted to analyze the leakage current, as shown in Fig. 2. C_{PV} represents the parasitic capacitor of PV panels. R_G is the parasitic resistance of the common-mode circuit. i_{lk} is the leakage current. u_{CM} is the CMV, as expressed in (1). u_{XO} represents the voltage between terminal X and terminal O, as




Fig. 2. Circuit model of leakage current path.

depicted in Fig. 1. ($X = A, B, C$)

$$u_{CM} = (u_{AO} + u_{BO} + u_{CO})/3. \quad (1)$$

According to the study reported in [42], since u_{CM} is a periodic function in terms of both fundamental frequency and switching frequency, it can be decomposed by using double Fourier integral analysis, as shown in (2). f_g is the fundamental frequency of the utility grid voltage. f_s is the switching frequency. Therefore, the spectrum of u_{CM} consists of harmonics at the integral multiples and its sidebands of the switching frequency

$$u_{CM} = \sum_{k=0}^{\infty} \sum_{l=-\infty}^{\infty} U_{CM}(k, l) \cos[2\pi(kf_s + lf_g)t],$$

$$l = \pm 3p, p \in \mathbf{N}. \quad (2)$$

Thus, from Fig. 2, the root-mean-square (rms) value of the harmonic component of i_{lk} at the frequency of $(kf_s + lf_g)$ can be calculated by (3). Furthermore, the rms value of i_{lk} can be calculated by (4)

$$I_{lk}(k, l) = \frac{U_{CM}(k, l)}{\sqrt{2}}$$

$$\times \left| \frac{1}{\frac{1}{j \cdot 2\pi(kf_s + lf_g)C_{PV}} + j \cdot 2\pi(kf_s + lf_g)\frac{L}{3} + R_G} \right| \quad (3)$$

$$I_{lk} = \sum_{k=0}^{\infty} \sum_{l=-\infty}^{\infty} \sqrt{I_{lk}^2(k, l)}, l = \pm 3p, p \in \mathbf{N}. \quad (4)$$

As a result, reducing $U_{CM}(k, l)$, the magnitude of u_{CM} at different frequencies can lower the leakage current.

III. PROPOSED OPTIMIZED DPWM SCHEME

In this section, an O-DPWM scheme is proposed to achieve low leakage current and low switching loss.

A. Switching-State Sequence of the Proposed O-DPWM Scheme

To avoid alternating output current distortion, the space vector diagram should be regulated in accordance with the NP voltage [38], as shown in Fig. 3, where u_{dc1} and u_{dc2} represent the upper and lower capacitor voltage, respectively. Assuming that the space vector diagram is normalized, the radius of its inscribed circle is 1. The NP voltage imbalance degree is defined as (5), and u_{dc} is equal to the sum of u_{dc1} and u_{dc2} . Then, vector $V_{[S_A, S_B, S_C]}$ can be determined by (6) shown at the bottom




Fig. 3. Space-vector diagram under unbalanced NP voltage conditions. (a) $u_{dc1} > u_{dc2}$. (b) $u_{dc1} < u_{dc2}$.

TABLE II
COMMON-MODE VOLTAGE OF DIFFERENT VECTORS

Vector type		Vectors	u_{CM}
Zero vector	Type-I	[OOO]	0
	Type-II	[PPP]	u_{dc1}
	Type-III	[NNN]	$-u_{dc2}$
Small vector	Type-I	[POO] [OPO] [OOP]	$u_{dc1}/3$
	Type-II	[OON] [NOO] [ONO]	$-u_{dc2}/3$
	Type-III	[PPO] [OPP] [POP]	$2u_{dc1}/3$
	Type-IV	[NNO] [ONN] [NON]	$-2u_{dc2}/3$
Medium vector		[PON] [OPN] [NPO] [NOP] [PNO] [ONP]	$(u_{dc1} - u_{dc2})/3$
Large vector	Type-I	[PPN] [NPP] [PNP]	$(2u_{dc1} - u_{dc2})/3$
	Type-II	[PNN] [NPN] [NNP]	$(u_{dc1} - 2u_{dc2})/3$




Fig. 4. Relationship between the NP voltage and the u_{CM} with different vectors.

of the next page

$$\lambda = (u_{dc2} - u_{dc1})/u_{dc} \quad (5)$$

The u_{CM} of different vectors is listed in Table II. According to their u_{CM} , vectors are divided into different types. The relationship between the NP voltage and the u_{CM} of different vectors is shown in Fig. 4.

From Fig. 4, the u_{CM} of different vectors varies with the NP voltage. Thus, only the vector with low CMV magnitude under different NP voltage conditions can be utilized.

First, the used vectors should be able to synthesize the reference vector when it is located at the outer hexagon formed by six large vectors. Thus, large vectors should be used in subsectors 5 and 6. Then, to reduce the CMV magnitude the CMV of the other used vectors should be close to that of large vectors. From




Fig. 5. Space-vector diagram of Section I by using the proposed O-DPWM scheme under unbalanced NP voltage conditions. (a) $u_{dc1} > u_{dc2}$. (b) $u_{dc1} < u_{dc2}$.

TABLE III
SWITCHING-STATE SEQUENCES OF THE PROPOSED O-DPWM

Sub-sector	Switching-state sequence				
	V_1	V_2	V_3	V_2	V_1
1	[PON]	[POO]	[OOO]	[POO]	[PON]
	$(u_{dc1}-u_{dc2})/3$	$u_{dc1}/3$	0	$u_{dc1}/3$	$(u_{dc1}-u_{dc2})/3$
2	[PON]	[OON]	[OOO]	[OON]	[PON]
	$(u_{dc1}-u_{dc2})/3$	$-u_{dc2}/3$	0	$-u_{dc2}/3$	$(u_{dc1}-u_{dc2})/3$
3	[PON]	[POO]	[PNO]	[POO]	[PON]
	$(u_{dc1}-u_{dc2})/3$	$u_{dc1}/3$	$(u_{dc1}-u_{dc2})/3$	$u_{dc1}/3$	$(u_{dc1}-u_{dc2})/3$
4	[PON]	[OON]	[OPN]	[OON]	[PON]
	$(u_{dc1}-u_{dc2})/3$	$-u_{dc2}/3$	$(u_{dc1}-u_{dc2})/3$	$-u_{dc2}/3$	$(u_{dc1}-u_{dc2})/3$
5	[PON]	[PNN]	[PNO]	[PNN]	[PON]
	$(u_{dc1}-u_{dc2})/3$	$(u_{dc1}-2u_{dc2})/3$	$(u_{dc1}-u_{dc2})/3$	$(u_{dc1}-2u_{dc2})/3$	$(u_{dc1}-u_{dc2})/3$
6	[PON]	[PPN]	[OPN]	[PPN]	[PON]
	$(u_{dc1}-u_{dc2})/3$	$(2u_{dc1}-u_{dc2})/3$	$(u_{dc1}-u_{dc2})/3$	$(2u_{dc1}-u_{dc2})/3$	$(u_{dc1}-u_{dc2})/3$

Fig. 4, type-I zero vectors, type-I small vectors, type-II small vectors, and all the large vectors meet this requirement and are employed by the proposed O-DPWM scheme.

Sector I is taken as an example for analyzing the switching state sequence. One sector is divided into six subsectors, as presented in Fig. 5. The switching-state sequences in each subsector are listed in Table III. X - Y represents the phase- X switching state clamping to Y state ($X = A, B, C$; $Y = P, O, N$). During each switching cycle, the switching state of one phase is clamped to reduce the switching loss.

The switching state sequences when the reference vector is located at other sectors can be derived through the symmetrical characteristic of the space-vector diagram.

B. Implementation of the Proposed O-DPWM Scheme

The normalized reference vector V_{ref} can be expressed by

$$V_{ref} = MI \cdot e^{j\theta} = V_\alpha + jV_\beta \quad (7)$$

$$\begin{cases} V_{[s_A, s_B, s_C]} = \frac{1}{\sqrt{3}} (s_A e^{j0} + s_B e^{j\frac{2\pi}{3}} + s_C e^{-j\frac{2\pi}{3}}) \\ s_X = \begin{cases} 2u_{dc1}/u_{dc} = 1 - \lambda, & \text{Switching state is P} \\ 0, & \text{Switching state is O } (X = A, B, C) \\ -2u_{dc2}/u_{dc} = -1 - \lambda, & \text{Switching state is N.} \end{cases} \end{cases} \quad (6)$$

TABLE IV
BOUNDARY LINE BETWEEN EACH SUBSECTOR AT SECTOR I

Boundary line	Expressions
L_1	$\alpha = (3 - \lambda)/2\sqrt{3}$
L_2	$\beta = \sqrt{3}\alpha + \lambda - 1$
L_3	$\beta = \sqrt{3}(1 + \lambda)\alpha/(3 - \lambda)$
L_4	$\beta = (\lambda + 1)/2$
L_5	$\beta = -\alpha/\sqrt{3} + (3 + \lambda)/3$

where θ represents the phase angle of the reference vector. V_α and V_β are the α -axis and β -axis components of the reference vector, respectively. MI represents the modulation index, as expressed by

$$MI = \sqrt{6}U_{ac} / (u_{dc1} + u_{dc2}) \quad (8)$$

where U_{ac} represents the rms value of the utility grid voltage.

From Fig. 3, it can be seen that, the region of each big sector is not affected by the NP voltage, and can be easily identified by the phase angle of the reference vector.

Sector I is taken as an example for presenting the implementation of the proposed O-DPWM scheme in a digital signal processor (DSP). First, the subsector should be identified. The expressions for the boundary line between each subsector, as shown in Fig. 5, are listed in Table IV. (α, β) represents the coordinates of any point in α/β coordinate system. By comparing the coordinates of reference vectors (V_α, V_β) with the boundary line listed in Table IV, the subsector can be easily determined.

Then, the dwelling time of each vector can be calculated by (9), where $V_{x\alpha}$ and $V_{x\beta}$ represent the α -axis and β -axis component of V_x , respectively. V_x has been listed in Table III. δ_x is the dwelling duty of V_x , representing the ratio of the dwelling time of V_x to the switching period T_s ($x = 1, 2, 3$). By solving (9), the dwelling duty of each vector of the proposed O-DPWM at big Sector I is listed in Table V

$$\begin{bmatrix} V_{1\alpha} & V_{2\alpha} & V_{3\alpha} \\ V_{1\beta} & V_{2\beta} & V_{3\beta} \\ 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} \delta_1 \\ \delta_2 \\ \delta_3 \end{bmatrix} = \begin{bmatrix} V_\alpha \\ V_\beta \\ 1 \end{bmatrix}, \delta_x = \frac{t_x}{T_s} \quad (x = 1, 2, 3). \quad (9)$$

The proposed O-DPWM scheme has four types of switching-state sequences, as shown in Fig. 6. m_X represents the phase- X modulation signal. u_c represents the carrier signal, whose peak value is H . These four different types of switching-state sequences can be easily realized in a DSP with an enhanced PWM (ePWM). In an ePWM unit, the value of the counter-compare (CMP) register represents the modulation signal, and the value

TABLE V
DWELLING DUTY OF EACH VECTOR OF O-DPWM AT BIG SECTOR I

Subsector	δ_1	δ_2	δ_3
1	$\frac{2V_\beta}{\lambda+1}$	$-\sqrt{3}(\lambda+1)V_\alpha + (3-\lambda)V_\beta$	$\sqrt{3}V_\alpha - V_\beta + \lambda - 1$
2	$\frac{-\sqrt{3}V_\alpha + V_\beta}{\lambda-1}$	$\sqrt{3}(\lambda+1)V_\alpha - (3-\lambda)V_\beta$	$\frac{-2V_\beta}{\lambda+1}$
3	$\frac{\sqrt{3}V_\alpha + V_\beta + \lambda - 1}{\lambda+1}$	$\frac{-2\sqrt{3}V_\alpha + 3 - \lambda}{\lambda+1}$	$\frac{\sqrt{3}V_\alpha + V_\beta + \lambda - 1}{\lambda+1}$
4	$\frac{-\sqrt{3}V_\alpha - V_\beta + \lambda + 1}{\lambda-1}$	$\frac{\sqrt{3}V_\alpha + 3V_\beta - \lambda - 3}{\lambda-1}$	$\frac{-2V_\beta + \lambda + 1}{\lambda-1}$
5	$\frac{-\sqrt{3}V_\alpha + V_\beta + 2}{\lambda+1}$	$\frac{-2\sqrt{3}V_\alpha + \lambda - 3}{\lambda+1}$	$\frac{-\sqrt{3}V_\alpha - V_\beta + 2}{\lambda+1}$
6	$\frac{2V_\beta - 2}{\lambda-1}$	$\frac{-\sqrt{3}V_\alpha - 3V_\beta + \lambda + 3}{\lambda-1}$	$\frac{\sqrt{3}V_\alpha + V_\beta - 2}{\lambda-1}$




Fig. 6. Four types of switching-state sequence by using the proposed O-DPWM scheme.




Fig. 7. Implementation of the proposed O-DPWM scheme.

of the time-base (TB) counter represents the carrier signal. By configuring the comparing logic of ePWM units, these four types can be changed in real-time during each switching period.

The relation between the modulation signal m_X and the type of switching-state sequence can be derived from Fig. 6, as expressed by (10). δ_X^O represents the ratio of the dwelling time of O-level to the switching period in phase-X bridge-leg voltage. ($X = A, B, C$)

$$m_X = \begin{cases} H(1 - \delta_X^O), & \text{type 1 and 2} \\ H\delta_X^O, & \text{type 3 and 4} \end{cases} \quad (10)$$

Combining (10) with Tables III, IV, and V, three-phase modulation signals when the reference vector is located at Sector I can be derived, as listed in Table VI. The configurations of the types of switching-state sequences at each subsector are given as well.

The same calculation process can be conducted when the reference vector is located at other big sectors. The overall implementation process of the proposed O-DPWM scheme is depicted in Fig. 7. From step#1 to step#3, the dwelling time of




Fig. 8. Calculated normalized rms values of CMV by using different schemes.




Fig. 9. Calculated HDF by using different schemes.




Fig. 10. Calculated SLFs by using different schemes (MI = 0.898).




Fig. 11. Calculated SLFs by using the proposed O-DPWM scheme.




Fig. 12. Simulation results and FFT analysis by using different schemes under the unbalanced NP voltage condition. (a) O-DPWM scheme. (b) ADPWM scheme. (c) CMVR-PWM scheme.





Fig. 13. Overall experimental setup and photograph of the prototype. (a) Hardware setup. (b) Photograph of the experimental platform.

TABLE VI
MODULATION SIGNALS OF O-DPWM AT BIG SECTOR I

	Subsector	Phase A	Phase B	Phase C
1	Modulation signal (m_x)	$H(\delta_1 + \delta_2)$	H	$H\delta_1$
	Sequence type configuration	Type 1	Type 4	Type 2
2	Modulation signal (m_x)	$H\delta_1$	H	$H(\delta_1 + \delta_2)$
	Sequence type configuration	Type 1	Type 3	Type 2
3	Modulation signal (m_x)	H	$H(\delta_1 + \delta_2)$	$H\delta_1$
	Sequence type configuration	Type 1	Type 4	Type 2
4	Modulation signal (m_x)	$H\delta_1$	$H(\delta_1 + \delta_2)$	H
	Sequence type configuration	Type 1	Type 3	Type 2
5	Modulation signal (m_x)	H	$H\delta_1$	$H(\delta_1 + \delta_2)$
	Sequence type configuration	Type 1	Type 4	Type 2
6	Modulation signal (m_x)	$H(\delta_1 + \delta_2)$	$H\delta_1$	H
	Sequence type configuration	Type 1	Type 3	Type 2

each vector is calculated based on the space-vector algorithm. Then, step#4 calculates modulation signals according to vector dwelling times. Finally, step#5 configures the ePWM to generate driving signals of switching devices. In step#5, modulation signals are written to the CMP registers to compare with the TB counter, and the comparing logic is configured according to the subsector.

C. CMV Characteristic Analysis

According to the analysis in Section II, the rms value and spectrum of the CMV are calculated to demonstrate the low leakage current characteristic of the O-DPWM scheme.

According to [33], the normalized rms value of the CMV can be calculated as

$$\begin{aligned}
 U_{CM}^{RMS} &= \frac{2}{u_{dc}} \sqrt{\frac{1}{T_g} \int_0^{T_s} u_{CM}^2 dt} \\
 &= \frac{2}{u_{dc}} \sqrt{\frac{1}{T_g} \sum_{p=0}^{N_f-1} \int_{pT_s}^{(p+1)T_s} u_{CM}^2 dt} \\
 &= \frac{2}{u_{dc}} \sqrt{\frac{1}{T_g} \sum_{p=0}^{N_f-1} \sum_{x=1}^{N_v} \delta_x T_s U_{CM,p,Vx}^2} \quad (11)
 \end{aligned}$$




Fig. 14. Experimental results by using the proposed O-DPWM scheme under rated operation conditions ($MI = 0.89$). (a) $\lambda = 0$ ($u_{dc1} = u_{dc2}$). (b) $\lambda = -0.33$ ($u_{dc1} > u_{dc2}$). (c) $\lambda = 0.33$ ($u_{dc1} < u_{dc2}$).




Fig. 15. Dynamic experimental waveforms of MI step-change by using the proposed O-DPWM scheme under unbalanced NP voltage conditions. (a) $\lambda = -0.33$ ($u_{dc1} > u_{dc2}$). (b) $\lambda = 0.33$ ($u_{dc1} < u_{dc2}$).




Fig. 16. Dynamic experimental waveforms of power factor step-change by using the proposed O-DPWM scheme under unbalanced NP voltage conditions. (a) φ_{PF} step-change from 0° to 45° , and $\lambda = -0.33$. (b) φ_{PF} step-change from 0° to -45° , and $\lambda = 0.33$.

where $N_f = f_g/f_s$, representing switching times in a fundamental period. T_g and T_s are the fundamental period and switching period, respectively. N_v represents the number of the used vectors in a switching period. Especially, when the proposed O-DPWM scheme is employed, N_v is 3. $U_{CM,p}$, V_x represents the CMV

magnitudes of V_x in p th switching period. V_x represents the used vectors, as listed in Table III ($x = 1, 2, 3$).

Calculated normalized rms values of the CMV by using different schemes are depicted in Fig. 8. The proposed O-DPWM is compared with the analytical DPWM (ADPWM) scheme




Fig. 17. Steady-state waveforms by using the ADPWM scheme proposed in [39] under rated operation conditions (MI = 0.89). (a) $\lambda = -0.33$ ($u_{dc1} > u_{dc2}$). (b) $\lambda = 0.33$ ($u_{dc1} < u_{dc2}$).

proposed in [39] and the CMV reduction PWM (CMVR-PWM) scheme proposed in [40]. The ADPWM can improve efficiency and the alternating output current distortion under unbalanced NP voltage. The CMVR-PWM can lower the leakage current under different NP voltage conditions.

From Fig. 8, it can be seen that, the proposed O-DPWM scheme has the lowest rms value of the CMV with different NP voltage imbalance degrees and modulation indices. As a result, the proposed O-DPWM scheme could effectively lower the leakage current compared with these existing schemes.

The double Fourier integral analysis is used to analyze the spectrum of CMVs. According to [33] and [43], the amplitude of u_{CM} at the frequency of $(kf_c + lf_g)$ can be expressed as

$$U_{CM}(k, l) = \frac{1}{2\pi^2} \int_0^{2\pi} \int_0^{2\pi} u_{CM} e^{-j(k\theta_c + l\theta_g)} d\theta_c d\theta_g. \quad (12)$$

The fundamental period can be divided into each switching period, and one switching period can be further divided into several switching states, which have different CMV magnitudes. Thus, (13) can be further derived from (12), as

$$U_{CM}(k, l)$$

$$= \sum_{p=0}^{N_f-1} \frac{1}{2\pi^2} \int_{p\theta_{sw}}^{(p+1)\theta_{sw}} \int_0^{2\pi} u_{CM} e^{-j(k\theta_c + l\theta_g)} d\theta_c d\theta_g$$




Fig. 18. Steady-state waveforms by using the CMVR-PWM scheme proposed in [40] under rated operation conditions (MI = 0.89). (a) $\lambda = -0.33$ ($u_{dc1} > u_{dc2}$). (b) $\lambda = 0.33$ ($u_{dc1} < u_{dc2}$).

$$= \sum_{p=0}^{N_f-1} \frac{1}{2\pi^2} \int_{p\theta_{sw}}^{(p+1)\theta_{sw}} \left[\sum_{q=1}^{N_s} \int_{\theta_{q-1}}^{\theta_q} U_{CM,p,Vq} e^{-j(k\theta_c + l\theta_g)} d\theta_c \right] d\theta_g$$

$$= \begin{cases} \frac{-1}{2\pi^{2lk}} \sum_{p=0}^{N_f-1} \left[\frac{e^{-jl\theta_{sw}} - 1}{e^{jl k \theta_{sw}}} \sum_{q=1}^{N_s} (e^{-jk\theta_q} - e^{-jk\theta_{q-1}}) U_{CM,p,Vq} \right], & lk \neq 0 \\ \frac{j}{2\pi^{2l}} \sum_{p=0}^{N_f-1} \left[\frac{e^{-jl\theta_{sw}} - 1}{e^{jl k \theta_{sw}}} \sum_{q=1}^{N_s} (\theta_q - \theta_{q-1}) U_{CM,p,Vq} \right], & k = 0 \\ \frac{j}{2\pi^{2k}} \sum_{p=0}^{N_f-1} \left[\theta_{sw} \sum_{q=1}^{N_s} (e^{-jk\theta_q} - e^{-jk\theta_{q-1}}) U_{CM,p,Vq} \right], & l = 0 \end{cases} \quad (13)$$

where $N_f = f_g/f_s$, representing the number of switching periods in a fundamental period. $\theta_{sw} = 2\pi/N_f$. θ_c and θ_g are the phase angle related to the switching period and fundamental period, respectively. N_s represents the segments of switching-state sequences in each switching period. As listed in Table III, when the proposed O-DPWM scheme is employed, N_s is 5. $U_{CM,p,Vq}$ represents the CMV magnitudes of the q th switching state in p th switching period.

The normalized magnitude of $U_{CM}(k, l)$ is defined as

$$U_{CM}^*(k, l) = 2 |U_{CM}(k, l)| / u_{dc}. \quad (14)$$

TABLE VII
HARMONIC MAGNITUDE COMPARISON

Harmonic order		$U_{CM}^*(k,l)$		
k	l	O-DPWM	ADPWM	CMVR-PWM
0	3	0.0451	0.2144	0.2383
	6	0.063	0.049	0.0117
1	0	0.0462	0.285	0.218
	3	0.0119	0.0303	0.0943
	6	0.0144	0.0366	0.0232
2	9	0.0281	0.0349	0.0014
	0	0.073	0.077	0.0719
	3	0.0299	0.0251	0.0046
	6	0.0306	0.0223	0.0246
3	9	0.0155	0.026	0.0454
	0	0.0553	0.0688	0.0615
	3	0.0196	0.0064	0.0037
	6	0.0109	0.0017	0.0128
	9	0.0133	0.0297	0.0123

Calculated dominant harmonic components with different schemes are listed in Table VII. The NP voltage imbalance degree for calculation is set at -0.33 . MI is set at 0.898 . These parameters are the same as those used in simulations and experiments. From Table VII, the CMV has dominant harmonic components at the frequency of $3f_g$ or integral multiples of switching frequency. By using the proposed O-DPWM scheme, all the normalized magnitudes of dominant harmonic components are lower than 0.1 , which cannot be achieved by the ADPWM or CMVR-PWM scheme.

Compared with these two existing schemes, although the proposed O-DPWM scheme slightly increases $U_{CM}^*(0, 6)$ and some sidebands harmonics near integral multiples of switching frequency, it reduces $U_{CM}^*(0, 3)$ and $U_{CM}^*(1, 0)$ significantly, which leads to lower rms value as presented in Fig. 8 and contributes to the leakage current reduction.

D. Alternating Output Current Harmonic Analysis

Defining normalized harmonic flux vector as the integral of the difference between the reference vector \mathbf{V}_{ref} and the used vectors, as expressed by

$$\Psi = \int_0^t (\mathbf{V} - \mathbf{V}_{ref}) dt. \quad (15)$$

The rms value of Ψ in each switching period can be calculated by

$$\Psi_p^{rms} = \sqrt{\frac{1}{T_s} \int_{pT_s}^{(p+1)T_s} |\Psi|^2 dt}. \quad (16)$$

According to [27], the harmonic performance of the output current can be evaluated by harmonic distortion factor (HDF), which is defined as

$$HDF = \frac{288}{\pi^2} \frac{1}{T_g} \int_0^{T_g} |\Psi|^2 dt = \frac{288}{\pi^2} \frac{1}{T_g} \sum_{p=0}^{N_f-1} (\Psi_p^{rms})^2 T_s. \quad (17)$$

Calculated HDFs are shown in Fig. 9. Fig. 9 indicates that the imbalance degrees hardly affect the HDF with the proposed

O-DPWM scheme or CMVR-PWM scheme. Under most conditions, the HDF of the CMVR-PWM scheme is the lowest, and the HDF of the proposed O-DPWM scheme takes second place. Therefore, the current harmonic performance of the proposed O-DPWM is better than that of the ADPWM scheme, and it is slightly worse than that of the CMVR-PWM scheme.

E. Switching Loss Analysis

Assuming the switching devices have linear turn-ON and turn-OFF characteristics and only the fundamental component of the alternating output current is considered, the switching energy of a single switching device during p th switching period can be calculated by [33]

$$E_{sw,p}^{mn} = \begin{cases} 0.5U_{OFF,p}^{mn}I_{ON,p}^{mn}(t_{on} + t_{off}), & \text{unclamped} \\ 0, & \text{switching state is clamped} \end{cases} \quad (18)$$

$E_{sw,p}^{mn}$ represents the switching energy of the switching device S_{mn} , as shown in Fig. 1, in p th switching period ($m = a, b, \text{ or } c$; $n = 1, 2, 3, \text{ or } 4$). $U_{OFF,p}^{mn}$ represents the OFF-state voltage of the switching device S_{mn} at the p th switching period. $I_{D,p}^{mn}$ represents the ON-state current of the switching device S_{mn} at the p th switching period. ($m = a, b, \text{ or } c$; $n = 1, 2, 3, \text{ or } 4$). t_{ON} and t_{OFF} are the turn-ON and turn-OFF times of the switching device, respectively. When the switching state is clamped, switching loss is not generated in p th switching period. When the switching state is switched between P-level and O-level, the OFF-state voltage of the switching device is u_{dc1} . When the switching state is switched between N-level and O-level, the OFF-state voltage of the switching device is u_{dc2} . The ON-state current is determined by the alternating output current at p th switching period. Then, switching loss can be calculated by

$$P_{sw} = \frac{1}{T_g} \times \sum_{p=0}^{N_f-1} \left(\sum_{m=a,b,c} \sum_{n=1}^4 E_{sw,p}^{mn} \right). \quad (19)$$

According to [27], the switching loss factor (SLF) can be used to evaluate the switching loss performance of different schemes. SLF is defined by (20), which normalizes P_{sw} to $P_{sw,CPWM}$, the switching loss by using a CPWM scheme under balanced NP voltages

$$SLF = \frac{P_{sw}}{P_{sw,CPWM}} = \frac{P_{sw}}{\frac{1}{T_g} \sum_{p=0}^{N_f-1} \left(\sum_{m=a,b,c} \sum_{n=1}^4 \frac{0.5u_{dc}I_{ON,p}^{mn}(t_{on} + t_{off})}{4} \right)}. \quad (20)$$

Calculated SLFs by using different schemes are shown in Fig. 10. The power factor angle φ_{PF} represents the phase angle that the utility grid voltage leads the alternating output current. Fig. 10 shows that the switching loss is affected by both power factor and NP voltage imbalance degree. The CMVR-PWM scheme is a CPWM scheme that has more switching times than DPWM schemes. Thus, the SLFs of the CMVR-PWM scheme

TABLE VIII
EXPERIMENT AND SIMULATION SPECIFICATIONS

Parameter	Value
Rated output power	3 kW
Rated utility grid voltage (u_{gA} , u_{gB} , u_{gC})	110 V/50 Hz
Dc-link voltage (u_{dc})	300 V
Switching frequency (f_s)	40 kHz
Filter inductor (L)	590 μ H
Filter capacitor (C_f)	3.3 μ F
Dc-link capacitor (C_{dc1} , C_{dc2})	1.4 mF
MOSFETS	IV1Q12080T3

are much higher than those of the O-DPWM scheme and the ADPWM scheme. Since the O-DPWM scheme and ADPWM scheme have different clamping regions, the relationship between their SLFs varies with different power factors and NP voltage imbalance degrees.

Additionally, it can be observed that under a certain power factor angle, the SLF of the proposed O-DPWM increases with the absolute value of λ . Consequently, the SLF of the proposed O-DPWM reaches its minimum value when the NP voltage is balanced, and its maximum value when λ equals ± 1 . Fig. 11 depicts the calculated SLFs using the proposed O-DPWM scheme with different NP voltage imbalance degrees. The minimum SLF achieved with the proposed O-DPWM is approximately 0.55 when the NP voltage is balanced and the power factor angle is zero. Therefore, the proposed O-DPWM can reduce switching loss by 45%, achieving the lowest switching loss under unit power factor and balanced NP voltage. When λ equals ± 1 and the power factor is 0.5, the proposed O-DPWM reaches its maximum SLF, approximately 0.867. This indicates that, under the worst conditions, the proposed O-DPWM scheme can still reduce switching loss by 13.3%.

F. Simulation Results

A 3-kW grid-tied T-type inverter simulation model was built in MATLAB/Simulink. Simulation specifications are the same as experiments, as listed in Table VIII. According to the study reported in [44], typical values of the parasitic capacitor range between 50 and 150 nF/kW for glass-faced modules. Thus, C_{PV} is 450 nF in the simulation model. According to the IEEE standards, the recommended ground resistance is within the limit of 2Ω – 5Ω [45], [46]. Thus, R_G is 2Ω in the simulation model, representing the worst ground leakage current issue in PV grid-tied systems.

Simulation results by using different schemes under the unbalanced NP voltage condition are presented in Fig. 12. NP voltage imbalance degree (λ) is set at -0.33 . u_{AO} represents the voltage between terminal A and terminal O, as depicted in Fig. 1. i_{lk} and I_{lk} are the instantaneous value and rms value of the leakage current, respectively. The spectrum of the CMV is presented as well. The fast fourier transform (FFT) analysis tool calculates the normalized magnitude of the CMV harmonic component, called $U_{CM}^*(k, l)$. The FFT analysis results show that, although the proposed O-DPWM scheme slightly increases $U_{CM}^*(0, 6)$, it reduces $U_{CM}^*(0, 3)$ and $U_{CM}^*(1, 0)$ significantly. Therefore,

compared with the ADPWM scheme and CMVR-PWM scheme, the proposed O-DPWM scheme has the lowest leakage current.

The FFT analysis results presented in Fig. 12 are in accordance with the calculated results listed in Table VII, which indicates the CMV harmonic analysis presented in Section III-C is correct.

IV. EXPERIMENTAL RESULTS AND COMPARISON ANALYSIS

A 3-kW T-type grid-tied inverter prototype was built, and the specifications of the prototype are listed in Table VIII. The prototype is controlled by a DSP TMS320F28377D. Fig. 13(a) shows the hardware setup of experiments. The inverter is powered by two dc sources (IT6012B), and its output is connected with a programmable ac source (Chroma-61512), which is utilized to simulate a utility grid. Three-phase resistances are also connected with the programmable ac source to simulate ac loads in a utility grid. Voltage waveforms are measured by voltage probe (SI9002), and current waveforms are measured by current probe (SRS6150) with 50 MHz bandwidth. All the waveforms are recorded by an oscilloscope (Tek-MDO3024). Efficiencies and total harmonic distortion (THD) values are tested by a power analyzer WT-1800. According to the study reported in [44], [45], and [46], the used parasitic capacitor C_{PV} is 450 nF (150 nF/kW), and the ground resistance R_G is 2Ω . Fig. 13(b) shows the photo of the experimental platform, along with a screenshot of the power analyzer (WT-1800), when the inverter operates at rated output power and rated utility grid voltages.

A. Verification of the Proposed O-DPWM

Steady-state waveforms with the proposed O-DPWM scheme are shown in Fig. 14. It can be seen that the switching states are the same as listed in Table III, indicating that the proposed O-DPWM scheme is enabled. Since the space-vector diagram varies with the NP voltage by using the O-DPWM scheme, there is no apparent alternating output current distortion under unbalanced NP voltage conditions. The leakage current of the O-DPWM scheme is always lower than 100 mA. Thus, the proposed O-DPWM scheme features low leakage current under different NP voltage conditions. Besides, the bridge-leg voltage of one phase is clamped, indicating that the proposed O-DPWM scheme reduces the switching times. Dynamic waveforms of the proposed O-DPWM scheme under step-changed MIs and unbalanced NP voltage conditions are shown in Fig. 15. The MI step-change is achieved by changing the rms value of utility grid voltage from 110 V to 70 V. Fig. 15 shows that the proposed method can operate with different MIs. Although the leakage current increases when the MI is step-changed from 0.89 to 0.57, the leakage current is still lower than 300 mA. Therefore, the proposed O-DPWM scheme achieves low leakage current with different MIs.

Dynamic waveforms of the proposed O-DPWM scheme under step-changed power factors and unbalanced NP voltage conditions are shown in Fig. 16. Fig. 16 shows that the leakage current is hardly affected by the power factor, indicating the

proposed O-DPWM scheme features low leakage current with different power factors.

B. Comparison Analysis

Steady-state waveforms by using the ADPWM scheme under rated operation conditions are shown in Fig. 17. It can be seen that, by using the ADPWM scheme, the bridge-leg voltage of one phase is clamped, indicating the ADPWM scheme also reduces switching times. However, the leakage current of the ADPWM scheme is always higher than 300 mA. Thus, compared with the ADPWM scheme, the proposed O-DPWM scheme features lower leakage currents.

Steady-state waveforms using the CMVR-PWM scheme under rated operation conditions are shown in Fig. 18. From Fig. 18, it can be seen that, although the CMVR-PWM scheme has reduced the CMV, its leakage current is still higher than that of using O-DPWM scheme. Besides, there are no clamping regions in the bridge-leg voltage. As a result, compared with the CMVR-PWM scheme, the proposed O-DPWM scheme reduces the leakage current and features fewer switching times.

The spectrums of the CMV and leakage current by using different schemes under the unbalanced NP voltage condition are shown in Fig. 19. λ is set at -0.33 . The waveforms of CMV and leakage current presented in Figs. 14(b), 17(a), and 18(a) are recorded by the oscilloscope Tek-MDO3024. The FFT analysis tool calculates the spectrums of the CMV and leakage current. $U_{CM}(k, l)$ and $I_{CM}^P(k, l)$ represent the amplitude of u_{CM} and i_{lk} at the frequency of $(kf_c + lf_g)$, respectively. Fig. 19 shows that the measured spectrums of the CMV with different schemes are consistent with calculation and simulation results. The dominant harmonic frequency of leakage currents is the switching frequency. Compared with the ADPWM scheme and the CMVR-PWM scheme, the proposed O-DPWM scheme significantly reduces $I_{CM}^P(1, 0)$. Thus, the proposed O-DPWM has the lowest leakage current.

Measured rms values of the leakage current under different NP voltage conditions are shown in Fig. 20. From Fig. 20, it can be seen that, by using the proposed O-DPWM scheme, the leakage current is always lower than 300 mA. Compared with the ADPWM scheme, the proposed O-DPWM scheme reduces the leakage current by about 80%. Compared with the CMVR-PWM scheme, when the proposed O-DPWM scheme is employed, the leakage current does not significantly increase with the increased NP voltage imbalance degrees.

Measured rms values of the leakage current with different parasitic capacitances under the unbalanced NP voltage condition are shown in Fig. 21. From Fig. 21, it can be seen that, the leakage current increases with a greater parasitic capacitance. Compared with the ADPWM scheme and CMVR-PWM scheme, the proposed O-DPWM scheme reduces the leakage current under different parasitic capacitances.

Measured rms values of the leakage current with different switching frequencies under unbalanced NP voltage conditions are shown in Fig. 22. From Fig. 22, it can be seen that, since the used switching frequencies are higher than the resonant




Fig. 19. Spectrum comparison by using different schemes under unbalanced NP voltage conditions where $\lambda = -0.33$ ($u_{dc1} > u_{dc2}$). (a) O-DPWM scheme. (b) ADPWM scheme. (c) CMVR-PWM scheme.




Fig. 20. Measured leakage current under different NP voltage imbalance degrees by using different schemes at rated output power.




Fig. 21. Measured leakage current with different parasitic capacitor values and different schemes under the unbalanced NP voltage condition.




Fig. 22. Measured leakage current with different switching frequencies and different schemes under the unbalanced NP voltage condition.





Fig. 23. Measured current THDs with different NP voltage imbalance degrees by using different schemes.

frequency of the leakage current path, the leakage current is reduced with higher switching frequency [24]. Compared with the ADPWM and CMVR-PWM schemes, the proposed O-DPWM scheme strongly reduces the leakage current at different switching frequencies.


Measured current THDs under different MIs and different NP voltage conditions are shown in Fig. 23. The rms value of the alternating output current is set at 9.09 A, by which the inverter outputs the rated power under a rated utility grid voltage. From Fig. 23, all three schemes do not lead to high current THD under unbalanced NP voltage. The proposed O-DPWM scheme has lower current THDs than the ADPWM scheme. Furthermore, with the proposed O-DPWM scheme, the current THDs are only slightly higher than that of the CMVR-PWM scheme when the leakage current is significantly reduced.

Measured efficiencies under different output power and NP voltage conditions are shown in Fig. 24. The proposed scheme has similar efficiencies with the ADPWM scheme. Compared with the CMVR-PWM scheme, whether the NP voltage is balanced or not, the proposed O-DPWM scheme improves efficiency by about 0.5% at rated output power.


The program execution time comparison between the proposed O-DPWM scheme, ADPWM scheme, and CMVR-PWM scheme is shown in Fig. 25. The programs are executed in the DSP-TMS320F28377D, whose clock frequency is 200 MHz. When F_X is set to 1, the X scheme is executed ($X = \text{O-DPWM, CMVR-PWM, or ADPWM}$). From Fig. 25, it can be seen that, the total program execution times of these three schemes are similar. The program execution time of the CMVR-PWM scheme is slightly longer than that of the proposed O-DPWM scheme and ADPWM scheme. Thus, compared with the



(a)



(b)



(c)

Fig. 24. Measured efficiencies with different output power and NP voltage imbalance degrees by using different schemes. (a) $\lambda = 0$ ($u_{dc1} = u_{dc2}$). (b) $\lambda = -0.33$ ($u_{dc1} > u_{dc2}$). (c) $\lambda = 0.33$ ($u_{dc1} < u_{dc2}$).




Fig. 25. Measured program execution time by using different schemes.

existing schemes, the proposed O-DPWM reduces the leakage current without increasing the program execution time.

Based on the above experiments, a comprehensive comparison is listed in Table IX. From Table IX, it can be seen that, compared with existing schemes, the proposed O-DPWM features lower leakage current and higher efficiency, while the THD performance and program execution time are also commendable.

TABLE IX
COMPREHENSIVE COMPARISON

Scheme	Leakage current	THD	Efficiency	Program execution time
ADPWM scheme [39]	High	Moderate	High	Short
CMVR-PWM scheme [40]	Moderate	Low	Low	Long
O-DPWM scheme	Low	Low	High	Short

V. CONCLUSION

This article proposes an O-DPWM scheme to achieve both low leakage current and high efficiency. Analysis and experimental results demonstrate the following advantages.

- 1) The leakage current is significantly reduced under unbalanced NP voltage conditions. Compared with the ADPWM scheme proposed in [39], the proposed O-DPWM scheme reduces the leakage current by 80%. Compared with the CMVR-PWM scheme proposed in [40], the proposed O-DPWM scheme also significantly lowers the leakage current under unbalanced NP voltage conditions.
- 2) The switching times are reduced by 1/3 by clamping one bridge-leg voltage at each switching cycle. Compared with CPWM schemes, the proposed O-DPWM reduces switching losses by 13.3% to 45%. Thus, compared with the existing CMVR-PWM scheme, the proposed scheme almost improves efficiencies by 0.5% at rated power.
- 3) The current THD performance and program execution time of the proposed O-DPWM scheme are also commendable.

Therefore, the proposed scheme is an excellent method for three-phase three-level inverters with independent dual dc ports.

REFERENCES

- [1] X. Guo, Y. Yang, and T. Zhu, "ESI: A novel three-phase inverter with leakage current attenuation for transformerless PV systems," *IEEE Trans. Ind. Electron.*, vol. 65, no. 4, pp. 2967–2974, Apr. 2018.
- [2] Y. Park, S.-K. Sul, C.-H. Lim, W.-C. Kim, and S.-H. Lee, "Asymmetric control of DC-link voltages for separate MPPTs in three-level inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2760–2769, Jun. 2013.
- [3] M. Szarek, A. Penczek, R. Stala, S. Piróg, and A. Mondzik, "NPC three level inverter with dual DC bus for independent distributed generators. Neutral-point voltage balancing under the input power imbalance," in *Proc. 19th Eur. Conf. Power Electron. Appl.*, 2017, pp. 1–10.
- [4] C. Qin, X. Xing, and Y. Jiang, "Topology and space vector modulation method for the reduced switch count quasi-Z-source three-level inverter," *IEEE Trans. Ind. Electron.*, vol. 70, no. 5, pp. 4332–4344, May 2023.
- [5] C. Qin, C. Zhang, A. Chen, X. Xing, and G. Zhang, "A space vector modulation scheme of the quasi-Z-source three-level T-type inverter for common-mode voltage reduction," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 8340–8350, Oct. 2018.
- [6] X. Guo, R. He, J. Jian, Z. Lu, X. Sun, and J. M. Guerrero, "Leakage current elimination of four-leg inverter for transformerless three-phase PV systems," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1841–1846, Mar. 2016.
- [7] T.-K. T. Nguyen and N.-V. Nguyen, "An efficient four-State zero common-mode voltage PWM scheme with reduced current distortion for a three-level inverter," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1021–1030, Feb. 2018.
- [8] X. Guo, N. Wang, B. Wang, Z. Lu, and F. Blaabjerg, "Evaluation of three-phase transformerless DC-bypass PV inverters for leakage current reduction," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 5918–5927, Jun. 2020.
- [9] D. A. Rendusara and P. N. Enjeti, "An improved inverter output filter configuration reduces common and differential modes dv/dt at the motor terminals in PWM drive systems," *IEEE Trans. Power Electron.*, vol. 13, no. 6, pp. 1135–1143, Nov. 1998.
- [10] X. Chen, D. Xu, F. Liu, and J. Zhang, "A novel inverter-output passive filter for reducing both differential- and common-mode dv/dt at the motor terminals in PWM drive systems," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 419–426, Feb. 2007.
- [11] J. C. Giacomini, L. Michels, L. Schuch, H. Pinheiro, and C. Rech, "Design of a LCL filter for leakage current reduction in transformerless PV grid-connected three-level inverter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2015, pp. 239–245.
- [12] K. Ren, X. Zhang, F. Wang, Z. Shao, and P. Liu, "Optimized design of filter for transformerless three-level photovoltaic grid-connected inverter," in *Proc. IEEE Int. Conf. IEEE Region*, 2013, vol. 10, pp. 1–5.
- [13] G. E. Valderrama, G. V. Guzman, E. I. Pool-Mazún, P. R. Martinez-Rodriguez, M. J. Lopez-Sanchez, and J. M. S. Zuñiga, "A single-phase asymmetrical T-type five-level transformerless PV inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 1, pp. 140–150, Mar. 2018.
- [14] M. Cacciato, A. Consoli, G. Scarcella, and A. Testa, "Reduction of common-mode currents in PWM inverter motor drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 2, pp. 469–476, Mar./Apr. 1999.
- [15] A. M. Hava and E. Ün, "Performance analysis of reduced common-mode voltage PWM methods and comparison with standard PWM methods for three-phase voltage-source inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 241–252, Jan. 2009.
- [16] R. M. Tallam, R. J. Kerkman, D. Leggate, and R. A. Lukaszewski, "Common-mode voltage reduction PWM algorithm for AC drives," *IEEE Trans. Ind. Appl.*, vol. 46, no. 5, pp. 1959–1969, Sep./Oct. 2010.
- [17] Y.-S. Lai and F.-S. Shyu, "Optimal common-mode voltage reduction PWM technique for inverter control with consideration of the dead-time effects-part I: Basic development," *IEEE Trans. Ind. Appl.*, vol. 40, no. 6, pp. 1605–1612, Nov./Dec. 2004.
- [18] T. Yu, W. Wan, and S. Duan, "A modulation method to eliminate leakage current and balance neutral-point voltage for three-level inverters in photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 70, no. 2, pp. 1635–1645, Feb. 2023.
- [19] M. C. Cavalcanti, A. M. Farias, K. C. Oliveira, F. A. S. Neves, and J. L. Afonso, "Eliminating leakage currents in neutral point clamped inverters for photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 435–443, Jan. 2012.
- [20] H. Zhang, A. V. Jouanne, S. Dai, A. K. Wallace, and F. Wang, "Multilevel inverter modulation schemes to eliminate common-mode voltages," *IEEE Trans. Ind. Appl.*, vol. 36, no. 6, pp. 1645–1653, Nov./Dec. 2000.
- [21] X. Guo, M. C. Cavalcanti, A. M. Farias, and J. M. Guerrero, "Single-carrier modulation for neutral-point-clamped inverters in three-phase transformerless photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2635–2637, Jun. 2013.
- [22] C.-C. Hou, C.-C. Shih, P.-T. Cheng, and A. M. Hava, "Common-mode voltage reduction pulsewidth modulation techniques for three-phase grid-connected converters," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1971–1979, Apr. 2013.
- [23] N.-S. Choi, E.-C. Lee, and K.-S. Ahn, "A carrier-based medium vector PWM strategy for three-level inverters in transformerless photovoltaic systems," in *Proc. 9th Int. Conf. Power Electron. ECCE Asia*, 2015, pp. 2752–2757.
- [24] J.-S. Lee and K.-B. Lee, "New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic systems using a three-level inverter," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1720–1732, Apr. 2014.
- [25] P. Liu, S. Duan, C. Yao, and C. Chen, "A double modulation wave CBPWM strategy providing neutral-point voltage oscillation elimination and CMV reduction for three-level NPC inverters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 16–26, Jan. 2018.
- [26] K. Li, M. Wei, C. Xie, F. Deng, J. M. Guerrero, and J. C. Vasquez, "Triangle carrier-based DPWM for three-level NPC inverters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 4, pp. 1966–1978, Dec. 2018.

- [27] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49–61, Jan. 1999.
- [28] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "A high-performance generalized discontinuous PWM algorithm," *IEEE Trans. Ind. Appl.*, vol. 34, no. 5, pp. 1059–1071, Sep./Oct. 1998.
- [29] E. Un and A. M. Hava, "A near-State PWM method with reduced switching losses and reduced common-mode voltage for three-phase voltage source inverters," *IEEE Trans. Ind. Appl.*, vol. 45, no. 2, pp. 782–793, Mar./Apr. 2009.
- [30] A. M. Hava and E. Ün, "A high-performance PWM algorithm for common-mode voltage reduction in three-phase voltage source inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1998–2008, Jul. 2011.
- [31] M. Lak, Y.-T. Tsai, B.-R. Chuang, T.-L. Lee, and M. H. Moradi, "A hybrid method to eliminate leakage current and balance neutral point voltage for photovoltaic three-level T-type inverter," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 12070–12089, Oct. 2021.
- [32] J. Qiu, Y. He, C. Lei, Q. Jiao, and J. Liu, "An improved LMSVM method for leakage current suppression and neutral-point voltage control in transformerless NPC three-level inverters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 3, pp. 3100–3113, Jun. 2022.
- [33] J. Xu, J. Han, Y. Wang, S. Habib, and H. Tang, "A novel scalar PWM method to reduce leakage current in three-phase two-level transformerless grid-connected VSIs," *IEEE Trans. Ind. Electron.*, vol. 67, no. 5, pp. 3788–3797, May 2020.
- [34] H. Qamar, H. Qamar, N. Korada, and R. Ayyanar, "240°-Clamped PWM applied to transformerless grid connected PV converters with reduced common mode voltage and superior performance metrics," *IEEE Open J. Power Electron.*, vol. 3, pp. 153–167, Feb. 2022.
- [35] H.-J. Kim, H.-D. Lee, and S.-K. Sul, "A new PWM strategy for common-mode voltage reduction in neutral-point-clamped inverter-fed AC motor drives," *IEEE Trans. Ind. Appl.*, vol. 37, no. 6, pp. 1840–1845, Nov./Dec. 2001.
- [36] J. Wang et al., "A novel discontinuous modulation strategy with reduced common-mode voltage and removed DC offset on neutral-point voltage for neutral-point-clamped three-level converter," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7637–7649, Aug. 2019.
- [37] W. Jiang, H. Jiang, S. Liu, S. Ji, and J. Wang, "A carrier-based discontinuous PWM strategy for T-type three-level converter with reduced common mode voltage, switching loss, and neutral point voltage control," *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 1761–1771, Feb. 2022.
- [38] X. Wu, G. Tan, Z. Ye, G. Yao, Z. Liu, and G. Liu, "Virtual-space-vector PWM for a three-level neutral-point-clamped inverter with unbalanced DC-links," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2630–2642, Mar. 2018.
- [39] Q. Yan, L. Xiao, H. Chen, X. Yuan, H. Xu, and R. Zhao, "An analytical discontinuous space-vector PWM for three-level inverters with unbalanced DC-link voltages," *IEEE Trans. Power Electron.*, vol. 37, no. 7, pp. 7718–7728, Jul. 2022.
- [40] C. Qin, X. Li, X. Xing, C. Zhang, and G. Zhang, "Common-mode voltage reduction method for three-level inverter with unbalanced neutral-point voltage conditions," *IEEE Trans. Ind. Inform.*, vol. 17, no. 10, pp. 6603–6613, Oct. 2021.
- [41] M. C. Cavalcanti, K. C. de Oliveira, A. M. de Farias, F. A. S. Neves, G. M. S. Azevedo, and F. C. Camboim, "Modulation techniques to eliminate leakage currents in transformerless three-phase photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1360–1368, Apr. 2010.
- [42] M. Asefi and J. Nazarzadeh, "Integral-series fourier analysis of chaotic PWM patterns for common mode voltage stresses," *Inst. Eng. Technol. Power Electron.*, vol. 11, no. 9, pp. 1591–1602, 2018.
- [43] W. H. Lau, B. Zhou, and H. S. H. Chung, "Compact analytical solutions for determining the spectral characteristics of multicarrier-based multi-level PWM," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 8, pp. 1577–1585, Aug. 2004.
- [44] R. Araneo, S. Lammens, M. Grossi, and S. Bertone, "EMC issues in high-power grid-connected photovoltaic plants," *IEEE Trans. Electromagn. Compat.*, vol. 51, no. 3, pp. 639–648, Aug. 2009.
- [45] G. Buticchi, D. Barater, E. Lorenzani, and G. Franceschini, "Digital control of actual grid-connected converters for ground leakage current reduction in PV transformerless systems," *IEEE Trans. Ind. Inform.*, vol. 8, no. 3, pp. 563–572, Aug. 2012.
- [46] "IEEE recommended practice for grounding of industrial and commercial power systems (IEEE Green Book)," ANSI/IEEE Std 142-1982, Sep. 17, 1982, pp. 1–135, doi: [10.1109/IEEESTD.1982.119223](https://doi.org/10.1109/IEEESTD.1982.119223).



Dr. Zou was the recipient of the Outstanding Reviewer Award of the *Journal of Power Supply* in 2023.

Yuhang Zou (Student Member, IEEE) was born in Jiangsu Province, China, in 1998. He received the B.S. degree in electrical engineering and automation from Yangzhou University, Yangzhou, China, in 2019, and the Ph.D. degree in electrical engineering with the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2024.

His main research interests include high-power-density ac–dc converters, multilevel converters, renewable energy generation systems, and applications of wide-band-gap devices.



Li Zhang (Senior Member, IEEE) received the B.E. and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2007, and 2012, respectively.

He was the Faculty of Electrical Engineering, Hohai University, Nanjing, China, in 2014, where he is currently a Professor. From 2012 to 2014, he was a Postdoctoral Research Fellow with the Department of Electrical Engineering, Tsinghua University, Beijing, China. From July to August 2012, he was a Visiting

Scholar of Electrical Engineering with the Department of Energy Technology, Aalborg University, Denmark. From 2016 to 2017, he was a Visiting Scholar of Electrical Engineering with the Department of Electrical and Computer Engineering, Ryerson University, Canada. He has authored and coauthored more than 100 peer-reviewed papers published in journals and conference proceedings. He is the holder of more than 40 patents. His current research interests include high-performance power converters and distributed generation technology.

Dr. Zhang is the recipient of the Outstanding Reviewer Award of IEEE TRANSACTIONS ON POWER ELECTRONICS in 2014 and 2020, and IEEE Power and Energy Society Nanjing Chapter Outstanding Young Engineer Award in 2019. He is a member of the Technical Committee on High Performance and Emerging Technologies of IEEE Power Electronics Society. He is an Associate Editor for *Journal of Power Electronics* and *Chinese Journal of Electrical Engineering*.



Yan Xing (Member, IEEE) received the B.S. and M.S. degrees in automation and electrical engineering from Tsinghua University, Beijing, China, in 1985 and 1988, respectively, and the Ph.D. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2000.

Since 1988, she has been with the Faculty of Electrical Engineering, NUAA, and is currently a Professor with the College of Automation Engineering, NUAA. She has authored more than 200 technical papers published in journals and conference proceedings and has also published three books. Her research interests include topology and control for dc–dc and dc–ac converters.

Dr. Xing is an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS. She is a member of the Committee on Renewable Energy Systems of the IEEE Industrial Electronics Society.



Huizi Zhuge was born in Jiangsu Province, China, in 2000. She received the B.S. degree in electrical engineering and automation in 2022 from Hohai University, Nanjing, China, where she is currently working toward the M.S. degree in electrical engineering.

Her current research interests include the control of dc–ac converters and SiC/Si hybrid topologies in renewable energy generation.



Xiao Shen was born in Jiangsu Province, China, in 2000. She received the B.S. degree in electrical engineering from Jiangsu Normal University, Xuzhou, China, in 2023. She is currently working toward the M.S. degree in electrical engineering with Hohai University, Nanjing, China.

Her current research interests include the control of dc-ac converters and renewable energy generation systems.



Ying Lu received the M.S. degree in power electronics and power drives from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2009.

In 2010, he was with Aiswei, and is currently the Vice President with the R&D Center. His main research interest includes multipower inverters.



Yong Zhang received the B.E. degree in mechanical engineering and automation and the Ph.D. degree in mechanical design and theory from Dalian University of Technology (DUT), Dalian, China, in 1997 and 2003, respectively.

From 2012 to 2018, he was the President of SMA Group's China region. In 2019, he was the Chairman and CEO of AISWEI Technology Co., Ltd. His main research interest includes control of inverters.