

A Quantitative Analytical Model of Paralleled SiC MOSFETs for Calculating Unbalanced Switching Currents and Energy

Jianwei Lv , Cai Chen , *Member, IEEE*, Yiyang Yan , Baihan Liu , *Graduate Student Member, IEEE*, Zexiang Zheng , and Yong Kang *Fellow, IEEE*

Abstract—Uneven dynamic currents between paralleled silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors (MOSFETs) can cause unbalanced switching losses, challenging the circuit reliability. Therefore, it is essential to quantitatively evaluate unbalanced dynamic currents during circuit design and application. However, the existing calculation methods face challenges in modeling or are time-consuming in circuits with paralleled MOSFETs. To address these issues, this article presents an analytical model to calculate the unbalanced switching currents and switching energy, which is applicable to circuits with any parallel number (n) and easier to use than Spice simulation method. To address the challenge of the high circuit order, the power and driving circuits are decoupled and modeled, reducing the equation order to $3n - 1$. To handle the numerous parasitic mutual inductances, the inductance matrices are used for modeling. Moreover, the nonlinear die parameters and their temperature dependence are considered to guarantee accuracy. The accuracy of the presented model is verified by experiments. The model-calculated waveforms fit the tested results well. Under various switching speeds, load currents, and die temperatures, the model can accurately predict the dynamic current differences and unbalanced switching energy, with calculation errors lower than 8% for the current differences and 11% for the switching energy.

Index Terms—Analytical switching model, multichip sic power modules, paralleled sic metal-oxide-semiconductor field-effect transistors (MOSFETs), silicon carbide (SiC) MOSFET, unbalanced dynamic currents.

I. INTRODUCTION

DUE to the high switching speed, high efficiency, and high thermal performance, silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors (MOSFETs) have been widely used in many applications [1], [2], [3], [4]. However, because of the immature manufacturing technique, the maximum current rating of a SiC MOSFETs bare die is generally

Received 6 May 2024; revised 13 July 2024; accepted 19 August 2024. Date of publication 22 August 2024; date of current version 7 October 2024. This work was supported by the National Natural Science Foundation of China under Grant 52077094. Recommended for publication by Associate Editor K. Ngo. (Corresponding author: Cai Chen.)

The authors are with the State Key Laboratory of High Density Electrical Energy Conversion, Huazhong University of Science and Technology, Wuhan 430074, China (e-mail: jianwei@hust.edu.cn; caichen@hust.edu.cn; yanyiyang@hust.edu.cn; loubeckham@hust.edu.cn; zzx_huster@hust.edu.cn; ykang@mail.hust.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3448201>.

Digital Object Identifier 10.1109/TPEL.2024.3448201

lower than 150 A. Therefore, paralleled devices or dies are often used to enlarge the current capacity [5]. Unbalanced dynamic and static currents between paralleled SiC MOSFETs can cause unbalanced losses, leading to unbalanced junction temperatures. To ensure stability and security, the current capacity of paralleled SiC MOSFETs is usually derated. Moreover, the solder layer of the die with a higher junction temperature will degrade earlier, further increasing its temperature and shortening the device's lifetime [6], [7]. Therefore, when designing and applying circuits with paralleled SiC MOSFETs, merely evaluating the total losses on the switch is insufficient. It is also necessary to quantitatively evaluate the unbalanced currents and the resulting unbalanced losses on the paralleled MOSFET dies. In this way, the maximum losses on a single die can be obtained and used for design. The unbalanced static currents are caused by the unbalanced parasitic inductances and conduction resistances ($R_{ds(on)}$) in the paralleled power branches, which are easy to analyze and calculate [6]. However, due to the complex switching transients, the mechanisms of unbalanced dynamic currents are more complicated, making quantitative analysis difficult [8], [9]. Especially under light loads or high switching frequencies, the switching losses may be much larger than the conduction losses [10], [11]. It is of great significance to accurately calculate the unbalanced dynamic currents and switching energy of parallel SiC MOSFETs.

Dynamic current sharing mechanisms have been investigated in many research [6], [12], [13], [14], [15], [16], [17], [18], [19]. Sadik et al. [12], Helong et al. [13], Lim et al. [14], and Haihong et al. [15] found that in circuits without Kelvin-source connections, the unbalanced dynamic currents are mainly caused by unbalanced threshold voltages (V_{th}) and parasitic common-source inductances. In [6], [16], and [17], it is found that the unbalanced dynamic currents are caused by unbalanced threshold voltages and parasitic power-source inductances in Kelvin-source connected circuits. The unbalanced drain and driving inductances have little effect. Ge et al. [18] and Lv et al. [19] further considered the influences of parasitic mutual inductances. It is found that the parasitic power-driving mutual inductances and the drain-source mutual inductances also have a significant impact. These works reveal the factors that affect unbalanced dynamic currents. During design and manufacturing processes, the differences in die characteristics can be well limited by chip screening [16]. However, the unbalanced parasitic




Fig. 1. Equivalent circuit models of SiC MOSFETs. (a) Equivalent circuit model. (b) Circuit model in saturation and cut-off regions. (c) Circuit model in Ohm region.

self and mutual inductances will still cause unbalanced dynamic currents, which is difficult to absolutely balance, especially in power modules. Hence, it is necessary to establish quantitative models to evaluate the unbalanced dynamic currents under the unbalanced circuit layouts, where the nonlinear MOSFET parameters have to be considered to guarantee accuracy [20]. In the existing current sharing research, many parameters are simplified, and the nonlinearities of the MOSFETs are neglected to analyze the parameter influences clearly. Therefore, the established theoretical models cannot be used for quantitative analysis.

To calculate MOSFET switching transients and switching energy accurately, researchers established many quantitative switching models. They can be divided into three categories according to the MOSFET models: 1) physical models, 2) behavioral models, and 3) analytical models.

Physical models build two-dimensional (2-D) or 3-D models of MOSFETs based on the semiconductor theory. The models are solved by finite element numerical calculations. Combined with the circuits outside the MOSFET, high-precision results can be obtained, and internal physical processes can be analyzed [21], [22]. However, the MOSFET physical structure and parameters are needed, which is usually not available. Moreover, the models are solved by finite-element numerical method, which is time-consuming [20], especially when multiple MOSFETs are paralleled.

Behavioral models establish circuit equations based on the MOSFETs' equivalent circuit, as shown in Fig. 1(a), where the characteristic expressions of the components are obtained by physical equations or curve fitting. The circuit equations are usually solved by simulation software [23], [24]. Behavioral models can be solved faster than physical models with high accuracy. It is widely used to build MOSFET Spice models. Currently, Spice circuit simulation is the main method to calculate the unbalanced dynamic currents between paralleled SiC MOSFETs, where the parasitic self and mutual inductances are obtained by electromagnetic simulations [17]. However, this method has some shortcomings. First, the partial inductance matrix of the circuit needs to be imported into the simulation software. The corresponding circuit symbol needs to be established based on the same pin order as the spice file of the inductance matrix. When the parallel number is large, the symbol has many pins, making its creation process cumbersome. When the parallel number changes, the symbol needs to be recreated [25]. Second, it is not easy to modify the internal parameters of the sealed inductance spice model during simulation. Thus, it is difficult to




Fig. 2. Typical circuit model with n paralleled MOSFETs.

investigate the influences of the inductances individually by simulation. Moreover, it cannot provide insight into the switching processes. Third, it often suffers from convergence problems due to the numerous nonlinear parameters of the paralleled MOSFETs. It is time-consuming to calculate a large number of operating points [26]. Moreover, the construction process of MOSFET Spice models is complicated, with many curve fitting and Spice editing processes. High-precision curve fitting is challenging. When the die characteristics change, the curves need to be refitted, and when the fitting accuracy is insufficient, further modifications to the fitting functions are needed [27]. Though the Spice models of many commercial MOSFETs are provided, the parameters of the models may be different from those of the actual MOSFETs due to different die batches. Furthermore, parameter corrections of the official Spice models are inconvenient due to their complicated fitting functions.

Compared to physical and behavioral models, analytical models based on simplified MOSFET equivalent circuits are more convenient and helpful. They are based on the analytical equations constructed in different time intervals, where the MOSFETs are simplified to the model in Fig. 1(b) and (c) according to different working regions. Analytical models are able to overcome the drawbacks of physical and behavioral models. They can be solved faster without convergence problems, and are easier to incorporate with circuit and MOSFET parameters and massive calculating points [28]. Nayak and Hatua [29], Alexakis et al. [30], Rodríguez et al. [31], and Wang et al. [32] established analytical models to calculate switching energy. To obtain closed-loop expressions, many parameters are simplified or neglected, influencing the calculating accuracy. To improve the accuracy, Xie et al. [20] and Wu et al. [33] established and solved the state differential equations of each time interval. In this way, all of the parasitic inductances and the nonlinear parameters can be included, and precise transient waveforms can be obtained. However, the analytical models are based on circuits with a single MOSFET. In circuits with multiple paralleled MOSFETs, the circuit order is much higher, and the circuit parameter number is large due to the parasitic mutual inductances between any two of the branches. This makes it challenging to establish and solve the differential equations. For example, the order of the circuit with n paralleled MOSFETs, as shown in Fig. 2, is $5n$, and the parasitic inductance number is $4n^2 - n + 3$.

To calculate the unbalanced dynamic currents and switching energy and address the above issues, this article presents a novel analytical switching model of paralleled SiC MOSFETS, which can be used in circuits with any parallel number. The contributions are as follows.

- 1) The analytical model of paralleled SiC MOSFETS is presented for the first time. All of the parasitic self and mutual inductances, the nonlinear MOSFET parameters, and their temperature dependence are considered. Thus, high accuracy is achieved.
- 2) The power and driving circuits are separated by simplification to achieve decoupled modeling between the two circuits. In this way, the maximum circuit order is reduced to $3n - 1$. Moreover, the inductance matrices are directly used to establish the model, to include and handle all the parasitic inductances. The challenges of high circuit order and numerous circuit parameters encountered by the existing analytical models are addressed.
- 3) Compared to Spice simulation, the presented model can be calculated quickly without convergence problems. When investigating the influences of the parasitic inductances, they can be directly changed by modifying the inductance matrices. Moreover, the postprocessing is more convenient. Thus, it is more suitable for batch calculations. The model eliminates the cumbersome simulation modeling and high-precision curve fitting processes of Spice simulation and is compatible with different circuit parameters and parallel numbers. When the parallel number or die parameters change, it is only needed to update the parameter inputs without the complex remodeling process, making it easier to use.

The rest of this article is organized as follows. In Section II, the SiC MOSFET's and diode's equivalent circuit models are given. On this basis, the quantitative analytical model is established in Section III. The calculation method is also presented. Then, the accuracy of the model is verified in Section IV by a SiC power module, where four MOSFETS are paralleled as one switch. Finally, Section V concludes this article.

II. EQUIVALENT CIRCUIT MODELS OF SiC MOSFET AND DIODE

To establish the analytical model, the equivalent circuit models of SiC MOSFETS and diodes are first given in this section. A SiC MOSFET can be equivalent to an idea MOSFET with three junction capacitances, as shown in Fig. 1(a). C_{ds} is the drain-source capacitance, C_{dg} is the drain-gate capacitance, and C_{gs} is the gate-source capacitance. The channel current i_{ch} of the idea MOSFET is determined by the gate-source voltage v_{gs} and the drain-source voltage v_{ds} , as shown in Fig. 3, which is called the output characteristic. Based on the different regions in the output characteristic, the MOSFET can be divided into three working states.

- 1) When $v_{gs} \leq V_{th}$, the MOSFET channel is cut OFF. The channel current i_{ch} is equal to 0.




Fig. 3. Output characteristic of SiC MOSFETs.




Fig. 4. (a) Transfer characteristic and (b) junction capacitances of SiC MOSFETs.

- 2) When $0 < v_{gs} - V_{th} \leq v_{ds}$, the channel works in the saturation region, where i_{ch} approximately does not change with v_{ds} .

In the cut off and saturation regions, the ideal MOSFET can be equivalent to a current source controlled by v_{gs} , as shown in Fig. 1(b). The cut off and the saturation regions are collectively defined as the controlled region. The relationship between i_{ch} and v_{gs} is shown in Fig. 4(a), which is called the transfer characteristic. It can be seen from Fig. 4(a) that after v_{gs} reaches the threshold voltage V_{th} , i_{ch} increases with v_{gs} increases. The i_{ch} under the same v_{gs} increases with the increased temperature T_j , and V_{th} decreases with the increased T_j . The relationship between i_{ch} and v_{gs} can be expressed by

$$i_{ch}(v_{gs}, T_j) = g_m(v_{gs}, T_j) \cdot (v_{gs} - V_{th}(T_j)) \quad (1)$$

where $g_m(v_{gs}, T_j)$ is the transconductance and varies with v_{gs} or T_j . The nonlinearity of the transfer characteristic and its temperature dependence are considered in the presented model to achieve high accuracy.

- 3) When $v_{gs} - V_{th} > v_{ds} > 0$, the MOSFET works in the ohmic region and can be equivalent to a resistor, as shown in Fig. 1(c). The value of the resistance is determined by v_{gs} , v_{ds} , and T_j as

$$R_{ds(on)}(v_{ds}, v_{gs}, T_j) = \frac{v_{ds}}{i_{ch}(v_{ds}, v_{gs}, T_j)} = \frac{v_{ds}}{f(v_{ds}, v_{gs}, T_j)} \quad (2)$$

where f is the function that describes the output characteristic in the ohmic region. The nonlinearity and temperature dependence of the ohmic-region output characteristic are also considered.

The junction capacitances are usually given as the input capacitance C_{iss} , the output capacitance C_{oss} , and the reverse capacitance C_{rss} . Their relationships with C_{ds} , C_{gd} , and C_{gs} are




Fig. 5. Equivalent models of (a) SiC Diodes and (b) SiC MOSFETs working in third quadrant.

expressed by

$$\begin{cases} C_{gd} = C_{rss} \\ C_{ds} = C_{oss} - C_{rss} \\ C_{gs} = C_{iss} - C_{rss} \end{cases} \quad (3)$$

Fig. 4(b) shows the junction capacitances under logarithmic coordinates. They are also nonlinear and decrease as v_{ds} increases. To guarantee accuracy, the nonlinear junction capacitances are also considered in the model.

The freewheeling diode can be equivalent to a diode with its junction capacitance C_D , as shown in Fig. 5(a). The diode current i_d can be expressed by

$$i_D(v_D, T_j) = \begin{cases} 0, v_D < -V_{D0}(T_j) \\ -\frac{v_D - V_{D0}(T_j)}{R_D(T_j)}, v_D > -V_{D0}(T_j) \end{cases} \quad (4)$$

where $R_D(T_j)$ is the equivalent resistance and $V_{D0}(T_j)$ is the turn-ON threshold voltage [20]. They are related to the die temperature T_j . The junction capacitance C_D is also nonlinear and decreases as v_D increases. If SiC MOSFETs are used as the freewheeling diodes, they can also be equivalent to a diode with the junction capacitances, as shown in Fig. 5(b). The junction capacitors can be equivalent to a single capacitor $C_D = C_{dg}C_{gs}/(C_{dg} + C_{gs}) + C_{ds}$ as the circuit in Fig. 5(a). During switching transients, v_{gs} is clamped to zero or negative, and C_{dg} is usually much lower than C_{gs} in a wide v_{ds} range. Thus, $C_D \approx C_{dg} + C_{ds} = C_{oss}$. The nonlinearity of C_D and the temperature dependence of R_D and V_{D0} are also considered.

III. ANALYTICAL SWITCHING MODEL FOR CALCULATING UNBALANCED DYNAMIC CURRENTS AND SWITCHING ENERGY

The analytical switching model for calculating the unbalanced dynamic currents and switching energy is presented in this section. The circuit model is presented first, and simplified to separate the power and driving circuits. Second, based on the simplified circuit model, decoupled modeling between the two circuits and, thus, reduced equation order is achieved, and the differenced dynamic currents are calculated. Combining the calculated differenced currents and the average currents, the total unbalanced switching currents and energy are obtained.

A. Circuit Model and Switching Waveforms

Based on the equivalent model of SiC MOSFETs, the typical double-pulse test (DPT) circuit with n paralleled MOSFETs is shown in Fig. 2 and used for analysis and modeling. In a practical circuit, the branches closed to the paralleled MOSFETs are complexly connected and magnetic coupled. Their




Fig. 6. Switching waveforms of the DPT circuit.

parasitic self and mutual inductances are all equivalent into the paralleled branches, as shown by the red inductances in Fig. 2. The self-inductances are depicted as the drain inductances $L_{d1} \sim L_{dn}$, the power-source inductances $L_{s1} \sim L_{sn}$, the gate inductances $L_{g1} \sim L_{gn}$, and the driving-source inductances $L_{k1} \sim L_{kn}$. There are mutual inductances between any two of the paralleled branches. M_{djl} represents the mutual inductances between the j_{th} and l_{th} drain branches. M_{sjl} , M_{gjl} , and M_{kjl} have similar definitions. $M_{d j g l}$ is the drain-gate mutual inductance between the j_{th} drain branch and l_{th} gate branch. $M_{s j k l}$, $M_{d j k l}$, $M_{s j k l}$, $M_{d j s l}$, and $M_{g j k l}$ have similar definitions. The positive directions of the magnetic couplings are defined as the red dots. For the bus branches and driving branches that have no magnetic coupling with the paralleled branches, the parasitic inductances are defined as L_{link} , L_{bus} , and L_g . The circuit model also contains the bus voltage source V_{DD} , the bus capacitor C_{link} , the load inductance L_{load} , the gate resistors R_g and R_{gin} , and the driving voltage source V_{dri} .

The typical switching waveforms of the circuit are shown in Fig. 6, where v_{gsave} , v_{ds} , i_{dave} are the average values of $v_{gs1} \sim v_{gsn}$, $v_{ds1} \sim v_{dsn}$, $i_{d1} \sim i_{dn}$, respectively. I_{load} is the load current. $V_{dri(ON)}$ and $V_{dri(OFF)}$ are the high and low driving voltages, respectively. During t_0-t_4 , the MOSFETs are turned ON. The turn-ON period can be divided into three intervals.

- 1) During t_0-t_1 , v_{gs} begin to increase under $V_{dri(ON)}$. The MOSFETs work in the cut-off region.
- 2) During t_1-t_3 , v_{gs} go above V_{th} . The MOSFETs work in the saturation region. The drain currents i_d increase, and the diode current i_D is reduced, as v_{gs} rise. When i_{dave} reaches I_{load} at t_2 , i_D is reduced to 0. Then, v_{ds} begins to reduce fast, and v_D is increased.
- 3) During t_3-t_4 , v_{gs} continue to increase, and the MOSFETs work in the ohmic region. During $t_5 \sim t_9$, the MOSFETs are turned OFF.

This period can also be divided into three intervals.

- 1) During t_5-t_6 , v_{gs} begin to decrease under $V_{dri(OFF)}$. The MOSFETs work in the ohmic region. At t_6 , the MOSFETs enter the saturation region.
- 2) During t_6-t_8 , the MOSFETs work in the saturation region. v_{ds} is quickly increased, and i_{ch} and i_d decrease as v_{gs} decreases.

- 3) After t_8 , v_{gs} are reduced below V_{th} . The MOSFETs go into the cut-off region.

During t_0-t_3 and t_6-t_9 , the MOSFETs work in the controlled region, where the channel currents are controlled by v_{gs} . The MOSFETs are modeled by Fig. 1(b). During t_3-t_6 , they work in the ohmic region and are modeled by Fig. 1(c).

B. Simplified Circuit Model

The order of the nonsimplified circuit in Fig. 2 is $5n$. To establish the model with reduced order and concise form, the circuit model needs to be simplified first. The following assumptions and equivalences are made during the turn-ON (t_0-t_4) and the turn-OFF transients (t_5-t_9).

- 1) v_{gs} of the MOSFETs can be expressed by

$$v_{gs} = \frac{1}{C_{iss}} \int \left(i_g + C_{dg} \frac{dv_{ds}}{dt} \right) dt. \quad (5)$$

Hence, as for the driving circuits, the change of v_{gs} are caused by the charge and discharge of C_{iss} through the gate currents i_g . Moreover, the effects of $C_{dg} dv_{ds}/dt$ are equivalent to the current sources i_c controlled by v_{ds} , which can be expressed as

$$i_c = -C_{dg} dv_{ds}/dt. \quad (6)$$

As for the power loop, during the switching transients, the drain-source voltages v_{ds} are mainly borne by the drain-gate capacitances C_{dg} and C_{ds} in a wide v_{ds} range, and C_{gs} is considered a short circuit. Then, the circuit model is equivalent to Fig. 7(a). The simplified MOSFET models are shown by red color.

- 2) The black part in Fig. 7(a) has $2n + 1$ external connection points: $s1 \sim sn$, $s1' \sim sn'$, and dc-. Taking dc- as the zero potential point, the potentials of other points can be expressed as

$$\mathbf{v}_s = \mathbf{v}_s' = \mathbf{L}_s (\dot{\mathbf{i}}_d + \dot{\mathbf{i}}_g - \dot{\mathbf{i}}_k) + \mathbf{M}_{ds} \dot{\mathbf{i}}_d + \mathbf{M}_{gs} \dot{\mathbf{i}}_g - \mathbf{M}_{ks} \dot{\mathbf{i}}_k \quad (7)$$

where $\mathbf{v}_s = [v_{s1} \ v_{s2} \ \dots \ v_{sn}]^T$, $\mathbf{v}_s' = [v_{s1'} \ v_{s2'} \ \dots \ v_{sn'}]^T$, $\mathbf{i}_d = [i_{d1} \ i_{d2} \ \dots \ i_{dn}]^T$, $\mathbf{i}_g = [i_{g1} \ i_{g2} \ \dots \ i_{gn}]^T$, $\mathbf{i}_k = [i_{k1} \ i_{k2} \ \dots \ i_{kn}]^T$, and \mathbf{L}_s , \mathbf{M}_{ds} , \mathbf{M}_{gs} , \mathbf{M}_{ks} are the parasitic inductance matrices, whose definitions are depicted in Section A of Appendix. Based on (7), the circuit model can be equivalent to Fig. 7(b), where the power-source inductance of j_{th} MOSFET - L_{sj} - is equivalent to a full-coupled inductor. In this way, the power loop and driving loop are separated. The values of L_{sj-1} and L_{sj-2} are both equal to L_{sj} . The magnetic couplings of L_{sj-1} or L_{sj-2} with other branches are the same as that of L_{sj} . The voltage potentials of $s1 \sim sn$ and $s1' \sim sn'$ still satisfy (7).

- 3) Compared with the currents in the power loop, the currents in the driving loop are much smaller. Therefore, the induced voltages in the power loop generated by the driving-loop currents through the mutual inductances are ignored. The power loop in Fig. 7(b) is simplified into Fig. 8(a), where there are mutual inductances between $L_{d1} \sim L_{dn}$ and $L_{s1-1} \sim L_{sn-1}$. The driving loop in Fig. 7(b) is simplified into Fig. 8(b), where there are mutual inductances between $L_{gin1} \sim L_{ginn}$, $L_{k1} \sim L_{kn}$, and $L_{s1-2} \sim L_{sn-2}$.




Fig. 7. Equivalent dynamic circuit models. (a) Circuit with simplified MOSFET models. (b) Circuit with equivalent power-source full-coupled inductors.




Fig. 8. Simplified circuit models. (a) Power circuit. (b) Driving circuit.

The induced voltages in the driving loop generated by $i_{d1} \sim i_{dn}$ through the power-driving mutual inductances are equivalent to controlled voltage sources. $v_{pg1} \sim v_{pgn}$ represent the induced voltages in the gate branches through the power-gate mutual inductances. $v_{pk1} \sim v_{pkn}$ represent that

in the driving-source branches caused by power-driving source mutual inductances. $v_{ps1} \sim v_{psn}$ represent the induced voltages on $L_{s1-2} \sim L_{sn-2}$. The controlled voltages can be expressed as

$$\begin{cases} v_{pg} = M_{pg} \dot{i}_d \\ v_{pk} = M_{pk} \dot{i}_d \\ v_{ps} = (M_{ds} + L_s) \dot{i}_d \end{cases} \quad (8)$$

where $\mathbf{v}_{pg} = [v_{pg1} \ v_{pg2} \ \dots \ v_{pgn}]^T$, $\mathbf{v}_{pk} = [v_{pk1} \ v_{pk2} \ \dots \ v_{pkn}]^T$, $\mathbf{v}_{ps} = [v_{ps1} \ v_{ps2} \ \dots \ v_{psn}]^T$; \mathbf{M}_{pg} is the mutual inductance matrix between the power and the gate branches, and \mathbf{M}_{pk} is the mutual inductance matrix between the power and the driving-source branches. They can be expressed by

$$\begin{cases} \mathbf{M}_{pg} = \mathbf{M}_{dg} + \mathbf{M}_{sg} \\ \mathbf{M}_{pk} = \mathbf{M}_{dk} + \mathbf{M}_{sk} \end{cases} \quad (9)$$

where \mathbf{M}_{dg} , \mathbf{M}_{sg} , \mathbf{M}_{dk} , and \mathbf{M}_{sk} are the mutual inductance matrices between the drain, power-source, gate, and driving-source branches, respectively. Their definitions are also given in Section A of Appendix. Based on the simplified circuit models, the model calculating the current differences is established. Combining with the average dynamic current and voltage, the unbalanced switching currents and energy are obtained.

C. Model of the Induced Voltages

The key to calculating the dynamic current differences is to calculate the v_{gs} differences. In the driving circuit in Fig. 8(b), the sources V_{dri} , i_c , and the common values (average values) of $v_{pg1} \sim v_{pgn}$ and $v_{pk1} \sim v_{pkn}$ will induce unbalanced v_{gs} only when the parasitic inductances of the paralleled driving branches are unbalanced. It is proven that in SiC power modules or circuits with small sizes, the differences in the driving inductances are small, and the unbalanced driving inductances do not induce unbalanced dynamic currents [6], [17], [19]. Thus, the influences of these sources on the v_{gs} differences are all neglected. It is supposed that they only influence the average gate current i_{gave} and the average gate-source voltage v_{gsave} . Moreover, since the power source branches are Y-connected, the common values (average values) of $v_{ps1} \sim v_{psn}$ do not induce any currents, which are also neglected. Therefore, it can be concluded that the unbalanced v_{gs} and i_g are mainly induced by the unbalanced values of $v_{pg1} \sim v_{pgn}$, $v_{pk1} \sim v_{pkn}$, and $v_{ps1} \sim v_{psn}$, which can be expressed as

$$\begin{cases} \Delta \mathbf{v}_{pg} = \mathbf{v}_{pg} - v_{pgave} \mathbf{I}_1 = \mathbf{P}_1 \cdot \mathbf{v}_{pg} = \mathbf{P}_1 \cdot \mathbf{M}_{pg} \dot{i}_d \\ \Delta \mathbf{v}_{pk} = \mathbf{v}_{pk} - v_{pkave} \mathbf{I}_1 = \mathbf{P}_1 \cdot \mathbf{v}_{pk} = \mathbf{P}_1 \cdot \mathbf{M}_{pk} \dot{i}_d \\ \Delta \mathbf{v}_{ps} = \mathbf{v}_{ps} - v_{psave} \mathbf{I}_1 = \mathbf{P}_1 \cdot \mathbf{v}_{ps} = \mathbf{P}_1 \cdot (\mathbf{L}_s + \mathbf{M}_{ds}) \dot{i}_d \end{cases} \quad (10)$$

where $\Delta \mathbf{v}_{pg} = [\Delta v_{pg1} \ \Delta v_{pg2} \ \dots \ \Delta v_{pgn}]^T$, $\Delta \mathbf{v}_{pk} = [\Delta v_{pk1} \ \Delta v_{pk2} \ \dots \ \Delta v_{pkn}]^T$, and $\Delta \mathbf{v}_{ps} = [\Delta v_{ps1} \ \Delta v_{ps2} \ \dots \ \Delta v_{psn}]^T$ are the unbalanced values of the induced voltages. v_{pgave} , v_{pkave} , and v_{psave} are the average values of the voltages. The average

voltages, \mathbf{P}_1 , and \mathbf{I}_1 are expressed by

$$\begin{cases} v_{pgave} = \frac{1}{n} \mathbf{I}_2 \cdot \mathbf{v}_{pg} \\ v_{pkave} = \frac{1}{n} \mathbf{I}_2 \cdot \mathbf{v}_{pk} \\ v_{psave} = \frac{1}{n} \mathbf{I}_2 \cdot \mathbf{v}_{ps} \\ \mathbf{P}_1 = (\mathbf{E} - \frac{1}{n} \mathbf{I}_3) \\ \mathbf{I}_1 = [1 \ \dots \ 1]^T \end{cases} \quad (11)$$

where

$$\begin{cases} \mathbf{E} = \begin{bmatrix} 1 & 0 & \dots & 0 \\ 0 & 1 & \dots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & 1 \end{bmatrix}, \mathbf{I}_2 = [1 \ 1 \ \dots \ 1], \\ \mathbf{I}_3 = \begin{bmatrix} 1 & 1 & \dots & 1 \\ 1 & 1 & \dots & 1 \\ \vdots & \vdots & \ddots & \vdots \\ 1 & 1 & \dots & 1 \end{bmatrix}. \end{cases} \quad (12)$$

D. Model of the Driving Circuit

To solve the v_{gs} differences under $\Delta \mathbf{v}_{pg}$, $\Delta \mathbf{v}_{pk}$, and $\Delta \mathbf{v}_{ps}$, the state differential equations of the driving circuit are established. The circuit order is only $3n - 1$, which is lower than that of the nonsimplified circuit in Fig. 5. $\Delta v_{gs1} \sim \Delta v_{gsn}$, $\Delta i_{g1} \sim \Delta i_{gn}$, $\Delta i_{k1} \sim \Delta i_{kn-1}$ are chosen as the state variables.

Under the unbalanced values of the induced voltages, the Kirchhoff's voltage law (KVL) equation of the gate and driving-source branches in Fig. 8(b) can be written as

$$\begin{aligned} & (\mathbf{R}_g \mathbf{I}_3 + \mathbf{R}_{gin}) \Delta \dot{\mathbf{i}}_g + (\mathbf{L}_g \mathbf{I}_3 + \mathbf{L}_{gin} - \mathbf{M}_{gk}) \Delta \dot{\mathbf{i}}_g \\ & + (\mathbf{L}_k - \mathbf{M}_{kg}) \Delta \dot{\mathbf{i}}_k + (\mathbf{M}_{sg} - \mathbf{M}_{sk}) \Delta \dot{\mathbf{i}}_s = \Delta \mathbf{v}_{pk} \\ & - \Delta \mathbf{v}_{pg} - \Delta \mathbf{v}_{gs} \end{aligned} \quad (13)$$

where $\Delta \mathbf{v}_{gs} = [\Delta v_{gs1} \ \Delta v_{gs2} \ \dots \ \Delta v_{gsn}]^T$ is the vector of the unbalanced values of $v_{gs1} \sim v_{gsn}$. $\Delta \dot{\mathbf{i}}_g = [\Delta i_{g1} \ \Delta i_{g2} \ \dots \ \Delta i_{gn}]^T$, $\Delta \dot{\mathbf{i}}_k = [\Delta i_{k1} \ \Delta i_{k2} \ \dots \ \Delta i_{kn}]^T$, and $\Delta \dot{\mathbf{i}}_s = [\Delta i_{s1} \ \Delta i_{s2} \ \dots \ \Delta i_{sn}]^T$ are the vectors of the unbalanced currents. \mathbf{R}_{gin} is the matrix of the internal gate resistances, and \mathbf{L}_{gin} , \mathbf{L}_k , \mathbf{M}_{gk} , \mathbf{M}_{kg} , \mathbf{M}_{sg} , and \mathbf{M}_{sk} are the parasitic inductance matrices of the driving circuit, which are defined in Section A of Appendix.

Applying KVL to the driving-source and power-source branches, there are

$$\begin{aligned} & (\mathbf{L}_s + \mathbf{M}_{sk}) \Delta \dot{\mathbf{i}}_s + (\mathbf{M}_{gs} + \mathbf{M}_{gk}) \Delta \dot{\mathbf{i}}_g + (-\mathbf{M}_{ks} - \mathbf{L}_k) \Delta \dot{\mathbf{i}}_k \\ & + \Delta \mathbf{v}_{pk} + \Delta \mathbf{v}_{ps} = \frac{1}{n} \mathbf{I}_3 ((\mathbf{L}_s + \mathbf{M}_{sk}) \Delta \dot{\mathbf{i}}_s \\ & + (\mathbf{M}_{gs} + \mathbf{M}_{gk}) \Delta \dot{\mathbf{i}}_g - (\mathbf{M}_{ks} + \mathbf{L}_k) \Delta \dot{\mathbf{i}}_k \\ & + \Delta \mathbf{v}_{pk} + \Delta \mathbf{v}_{ps}). \end{aligned} \quad (14)$$

The current differences in the driving circuit satisfy

$$\Delta \dot{\mathbf{i}}_g - \Delta \dot{\mathbf{i}}_s = \Delta \dot{\mathbf{i}}_k \quad (15)$$

$$\mathbf{I}_2 \Delta \dot{\mathbf{i}}_s = 0. \quad (16)$$

The relationship between Δv_{gs} and Δi_g can be expressed as

$$\Delta \dot{v}_{gs} = \frac{1}{C_{iss}} \Delta i_g. \quad (17)$$

By (15), (13) can be rewritten as

$$L_{g1} \Delta \dot{i}_g + L_{k1} \Delta \dot{i}_k = -R_g \Delta i_g - \Delta v_{pg} + \Delta v_{pk} - \Delta v_{gs} \quad (18)$$

where

$$\begin{cases} L_{g1} = L_g I_3 + L_g + M_{sg} - M_{gk} - M_{sk} \\ L_{k1} = L_k - M_{kg} - M_{sg} + M_{sk} \\ R_g = R_g I_3 + R_{gin}. \end{cases} \quad (19)$$

By (15), (14) can be rewritten as

$$P_1 L_{g2} \Delta \dot{i}_g - P_1 L_{k2} \Delta \dot{i}_k = -P_1 \Delta v_{pk} - P_1 \Delta v_{ps} \quad (20)$$

where

$$\begin{cases} L_{g2} = L_s + M_{gs} + M_{gk} + M_{sk} \\ L_{k2} = L_s + M_{ks} + L_k + M_{sk} \end{cases}. \quad (21)$$

By (15) and (16), it can be derived that

$$I_2 \Delta i_g = I_2 \Delta i_k. \quad (22)$$

Combining (20) and (22), (23) can be derived

$$L_{g3} \Delta \dot{i}_g - L_{k3} \Delta \dot{i}_k = -T \Delta v_{pk} - T \Delta v_{ps} \quad (23)$$

where

$$\begin{cases} L_{g3} = \begin{bmatrix} P_2 \cdot P_1 \cdot L_{g2} \\ [1 \ 1 \ \dots \ 1] \end{bmatrix}, L_{k3} = \begin{bmatrix} P_2 \cdot P_1 \cdot L_{k2} \\ [1 \ 1 \ \dots \ 1] \end{bmatrix} \\ T = \begin{bmatrix} P_2 \cdot P_1 \\ [0 \ 0 \ \dots \ 0] \end{bmatrix}, P_2 = \begin{bmatrix} 1 & 0 & \dots & 0 & 0 \\ 0 & 1 & \dots & 0 & 0 \\ \vdots & \vdots & \ddots & \vdots & \vdots \\ 0 & 0 & \dots & 1 & 0 \end{bmatrix}. \end{cases} \quad (24)$$

Then, it can be solved by (18) and (23) that

$$\begin{cases} \Delta \dot{i}_g = -L_{g4}^{-1} \Delta v_{gs} - L_{g4}^{-1} R_g \Delta i_g - L_{g4}^{-1} \Delta v_{pg} \\ + L_{g4}^{-1} (E - L_{k1} L_{k3}^{-1} T) \Delta v_{pk} - L_{g4}^{-1} L_{k1} L_{k3}^{-1} T \Delta v_{ps} \\ \Delta \dot{i}_k = -L_{k3}^{-1} L_{g3} L_{g4}^{-1} \Delta v_{gs} - L_{k3}^{-1} L_{g3} L_{g4}^{-1} R_g \Delta i_g \\ - L_{k3}^{-1} L_{g3} L_{g4}^{-1} \Delta v_{pg} \\ + (L_{k3}^{-1} L_{g3} L_{g4}^{-1} (E - L_{k1} L_{k3}^{-1} T) + L_{k3}^{-1} T) \Delta v_{pk} \\ - (L_{k3}^{-1} L_{g3} L_{g4}^{-1} L_{k1} L_{k3}^{-1} T - L_{k3}^{-1} T) \Delta v_{ps} \end{cases} \quad (25)$$

where

$$L_{g4} = L_{g1} + L_{k1} L_{k3}^{-1} L_{g3}. \quad (26)$$

Then, based on (17) and (25), the state differential equation can be written as

$$\dot{X} = A \cdot X + B \cdot F \quad (27)$$

where $X = [\Delta v_{gs1} \dots \Delta v_{gsn} \Delta i_{g1} \dots \Delta i_{gn} \Delta i_{k1} \dots \Delta i_{k(n-1)}]^T$ are the state variables. $F = [\Delta v_{pg1} \dots \Delta v_{pgn} \Delta v_{pk1} \dots \Delta v_{pkn} \Delta v_{ps1} \dots \Delta v_{psn}]^T$ are the excitations. A and B are the coefficient matrices and are expressed by (28) shown at the bottom of this page. Based on (10), the induced voltages can be obtained, and then Δv_{gs} can be calculated using the state equation

E. Model of the Power Circuit

The power circuit model is established separately from the driving circuit.

- 1) During t_0-t_3 or t_6-t_9 , the MOSFETs work in the controlled region. The channel currents $i_{ch} = [i_{ch1} \ i_{ch2} \ \dots \ i_{chn}]^T$ are obtained by the nonlinear transfer characteristic using $v_{gs} = [v_{gs1} \ v_{gs2} \ \dots \ v_{gsn}]^T$ and $T_j = [T_{j1} \ T_{j2} \ \dots \ T_{jn}]^T$, where v_{gs} is calculated by

$$v_{gs} = v_{gsave} I_1 + \Delta v_{gs}. \quad (29)$$

The unbalanced value of the channel currents $\Delta i_{ch} = [\Delta i_{ch1} \ \Delta i_{ch2} \ \dots \ \Delta i_{chn}]^T$ are

$$\Delta i_{ch} = i_{ch} - i_{chave} I_1 = P_1 \cdot i_{ch} \quad (30)$$

where i_{chave} is the average channel current. Since the voltages on the paralleled MOSFETs are approximately equal [12], the currents on the paralleled C_{oss} are supposed to be equal. Thus,

$$\begin{cases} A = \begin{bmatrix} 0 & \frac{1}{C_{iss}} E & 0 \\ -L_{g4}^{-1} & -L_{g4}^{-1} R_g & 0 \\ -P_2 L_{k3}^{-1} L_{g3} L_{g4}^{-1} & -P_2 L_{k3}^{-1} L_{g3} L_{g4}^{-1} R_g & 0 \end{bmatrix} \\ B = \begin{bmatrix} 0 & 0 & 0 \\ -L_{g4}^{-1} & L_{g4}^{-1} (E - L_{k1} L_{k3}^{-1} T) & -(L_{g4}^{-1} L_{k1} L_{k3}^{-1} T) \\ -P_2 L_{k3}^{-1} L_{g3} L_{g4}^{-1} & P_2 (L_{k3}^{-1} L_{g3} L_{g4}^{-1} (E - L_{k1} L_{k3}^{-1} T) + L_{k3}^{-1} T) & -P_2 (L_{k3}^{-1} L_{g3} L_{g4}^{-1} L_{k1} L_{k3}^{-1} T - L_{k3}^{-1} T) \end{bmatrix}. \end{cases} \quad (28)$$




Fig. 9. Power circuit models in the ohmic region. (a) Simplified model. (b) Simplified model for the unbalanced currents.

$\Delta \mathbf{i}_d = [\Delta i_{d1} \ \Delta i_{d2} \ \dots \ \Delta i_{dn}] = \Delta \mathbf{i}_{ch}$. By (30), the unbalanced drain currents are obtained as

$$\mathbf{i}_d = i_{dave} \mathbf{I}_1 + \Delta \mathbf{i}_{ch} = i_{dave} \mathbf{I}_1 + \mathbf{P}_1 \mathbf{i}_{ch}. \quad (31)$$

By the driving circuit model, Δv_{gs} can be obtained. The gate-source voltage v_{gs} is obtained by (29), \mathbf{i}_{ch} is obtained by the transfer characteristic, and \mathbf{i}_d is calculated by (31). v_{gsave} , i_{chave} , and i_{dave} can be obtained by calculating the average switching transient.

- 2) During t_3-t_4 and t_5-t_6 , the MOSFETs work in the ohmic region. The effect of C_{oss} is neglected. Thus, the power circuit is simplified into Fig. 9(a), where $R_{ds(on)1} \sim R_{ds(on)n}$ are the resistances of the MOSFETs. They are given by (2), where \mathbf{i}_{ch} is obtained by the ohmic-region output characteristic using v_{gs} , v_{ds} , and T_j . v_{gs} is calculated by (29). And the average drain-source voltage v_{ds} is used, which is obtained by calculating the average switching transient. When only considering the unbalanced currents, the circuit is simplified into Fig. 9(b), where the effects of the common values of $i_{d1} \sim i_{dn}$ are equivalent to the controlled voltages $\mathbf{v}_d = [v_{d1} \ v_{d2} \ \dots \ v_{dn}]^T$, expressed by

$$\mathbf{v}_d = (\mathbf{L}_d + \mathbf{L}_s + \mathbf{M}_{ds} + \mathbf{M}_{sd}) \dot{\mathbf{i}}_{dave} \mathbf{I}_1 + \mathbf{R}_{ds(on)} i_{dave} \mathbf{I}_1 \quad (32)$$

where \mathbf{L}_d is the drain inductance matrix defined in Section A of Appendix, and $\mathbf{R}_{ds(on)}$ is expressed as

$$\mathbf{R}_{ds(on)} = \begin{bmatrix} R_{ds(on)1} & 0 & \dots & 0 \\ 0 & R_{ds(on)2} & \dots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & R_{ds(on)n} \end{bmatrix}. \quad (33)$$

The circuit equation of Fig. 9(b) can be written as

$$\begin{aligned} \mathbf{v}_d + (\mathbf{L}_d + \mathbf{L}_s + \mathbf{M}_{ds} + \mathbf{M}_{sd}) \dot{\Delta \mathbf{i}}_d + \mathbf{R}_{ds(on)} \Delta \mathbf{i}_d \\ = \frac{1}{n} \mathbf{I}_3 ((\mathbf{v}_d + (\mathbf{L}_d + \mathbf{L}_s + \mathbf{M}_{ds} + \mathbf{M}_{sd}) \dot{\Delta \mathbf{i}}_d \\ + \mathbf{R}_{ds(on)} \Delta \mathbf{i}_d)) \end{aligned} \quad (34)$$

$$[1 \ 1 \ \dots \ 1] \Delta \mathbf{i}_d = 0. \quad (35)$$

Combining (34) and (35), it can be derived that

$$\mathbf{L}_{ds} \dot{\Delta \mathbf{i}}_d = -\mathbf{R}_{ds} \Delta \mathbf{i}_d - \mathbf{T} \mathbf{v}_d \quad (36)$$

where

$$\begin{cases} \mathbf{L}_{ds} = \begin{bmatrix} \mathbf{P}_2 \mathbf{P}_1 (\mathbf{L}_d + \mathbf{L}_s + \mathbf{M}_{ds} + \mathbf{M}_{sd}) \\ [1 \ 1 \ \dots \ 1] \end{bmatrix} \\ \mathbf{R}_{ds} = \begin{bmatrix} \mathbf{P}_2 \mathbf{P}_1 \mathbf{R}_{ds(on)} \\ [0 \ 0 \ \dots \ 0] \end{bmatrix} \end{cases}. \quad (37)$$

Choosing $\Delta i_{d1} \sim \Delta i_{d(n-1)}$ as the state variables, the state equation of the simplified power circuit in the ohmic region is derived by (36) and (37) as

$$\dot{\mathbf{Y}} = \mathbf{C} \cdot \mathbf{Y} + \mathbf{D} \cdot \mathbf{v}_d \quad (38)$$

where $\mathbf{Y} = [\Delta i_{d1} \ \Delta i_{d2} \ \dots \ \Delta i_{d(n-1)}]^T$, and \mathbf{C} and \mathbf{D} are expressed as

$$\begin{cases} \mathbf{C} = -\mathbf{P}_2 \mathbf{L}_{ds}^{-1} \mathbf{R}_{ds} \mathbf{P}_3 \\ \mathbf{D} = -\mathbf{P}_2 \mathbf{L}_{ds}^{-1} \mathbf{T} \end{cases} \quad (39)$$

where

$$\mathbf{P}_3 = \begin{bmatrix} 1 & 0 & \dots & 0 \\ 0 & 1 & \dots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \dots & 1 \\ -1 & -1 & \dots & -1 \end{bmatrix}. \quad (40)$$

\mathbf{v}_d is calculated by (32), then $\Delta \mathbf{i}_d$ can be obtained by solving (38), and then \mathbf{i}_d and \mathbf{i}_{ch} can be obtained by

$$\begin{cases} \mathbf{i}_d = i_{dave} \mathbf{I}_1 + \Delta \mathbf{i}_d \\ \mathbf{i}_{ch} = i_{chave} \mathbf{I}_1 + \Delta \mathbf{i}_d \end{cases}. \quad (41)$$

F. Analytical Model and Calculation Method

By the above models, the analytical model for calculating the unbalanced dynamic currents is shown in Fig. 10. The unbalanced power-driving mutual inductances, drain-source mutual inductances, or power-source inductances cause unbalanced induced voltages, causing unbalanced \mathbf{v}_{gs} , and then inducing unbalanced \mathbf{i}_d . The current \mathbf{i}_d , in turn, influences the unbalanced induced voltages.

The calculation flowchart is shown in Fig. 11. First, the parameter values are given as inputs, including the MOSFET characteristic curves, the diode parameters, and the circuit parameters. The MOSFET characteristics can be obtained by the datasheet or by experimental tests. The circuit parasitic matrices can be obtained




Fig. 10. Analytical model for calculating the unbalanced dynamic currents.




Fig. 11. Calculation flowchart of the analytical model.

by electromagnetic simulation. Second, the initial values are given, where $\Delta i_{dj}(0)$ is given by

$$\Delta i_{dj}(0) = \frac{1}{\frac{1}{R_{ds(on)j}} + \frac{1}{R_{ds(on)1}} + \frac{1}{R_{ds(on)2}} + \dots + \frac{1}{R_{ds(on)n}}} \cdot n i_{dave}(0) - i_{dave}(0). \quad (42)$$

$\Delta i_{dj}(0)$ is the j th element of $\Delta i_d(0)$. During the turn-ON period, $\Delta i_{dj}(0) = 0$, since $i_{dave}(0) = 0$. During the turn-OFF period, $i_{dave}(0) = I_{load}/n$, and $\Delta i_{dj}(0)$ is determined by the initial $R_{ds(on)1} \sim R_{ds(on)n}$. Then, the average switching transient is calculated to obtain v_{gsave} , i_{chave} , i_{dave} , and v_{ds} for the subsequent calculation. An analytical model is used for the average calculation, which is detailed in Appendix. The average model is based on the modeling method in [20] and [33] with high calculating precision. The average waveforms can also be obtained by experiments if the actual circuit is available. Finally, the presented dynamic current sharing model is calculated by time stepping. The time step is much lower than the switching time.

During each time step $[t_{cal}, t_{cal} + \Delta T]$, the unbalanced induced voltages $\Delta v_{pg}(T_{cal})$, $\Delta v_{pk}(T_{cal})$, $\Delta v_{ps}(T_{cal})$, and C_{iss} are calculated first, where C_{iss} is obtained by linearly interpolating the $C_{iss}(v_{ds})$ curve data using the latest calculated $v_{ds}(T_{cal})$. Then, the state (27) is calculated to obtain Δv_{gs} and v_{gs} . The unbalanced induced voltages and C_{iss} are considered constant in this time step. Hence, the coefficients and excitation matrices of the state equation are constant, making it easy and fast to solve. Then, i_d and i_{ch} are calculated using the power circuit model. When solving the power circuit model, the working region is judged first. Different models are used for different working regions

- 1) When the MOSFETs work in the controlled region, i_{ch} is obtained by performing two- 2-D linear interpolation on the curve data of the transfer characteristic $i_{ch}(v_{gs}, T_j)$ using the calculated v_{gs} waveform in this time step and T_j . Then, i_d is obtained by (31) using the calculated i_{ch} .
- 2) When the MOSFETs work in the ohmic region, first, the curve data of the ohmic-region output characteristic $i_{ch}(v_{ds}, v_{gs}, T_j)$ is linearly interpolated using $v_{ds}(T_{cal})$, T_j , and the latest calculated $v_{gs}(T_{cal})$ to obtain $i_{ch}(T_{cal})$. Then, $i_{ch}(T_{cal})$ is divided by $v_{ds}(T_{cal})$ to obtain the resistance $R_{ds(on)}(T_{cal})$ of the paralleled dies for calculation in this time step. Then, $v_d(T_{cal})$ is calculated by (32). Δi_d is calculated by solving (38), and i_d is obtained by (41). $R_{ds(on)}$ and v_d are also considered constant to ensure fast solution and convergence of the state equation.




Fig. 12. Experimental power module.

Finally, $d\Delta i_d/dt(t_{cal} + \Delta T)$ is calculated for solving the unbalanced induced voltages of the next time step. By reinterpolating the curve data of the die characteristics within each time step, their nonlinearities are involved. By interpolating the curve data under different temperatures using T_j , the temperature dependence of the die parameters is included.

When the calculation is finished, the unbalanced switching energy $E_{loss_model} = [E_{loss1_model} \ E_{loss2_model} \ \dots \ E_{lossn_model}]^T$ are calculated by

$$E_{loss_model} = \int_0^{T_{end}} i_d v_{ds} dt. \quad (43)$$

The calculation program is established in MATLAB and solved by cyclic calculations of the state equations and expressions according to the flowchart in Fig. 11. The ready-made linear interpolating function and state equation solving function in MATLAB are used. Moreover, the calculation program is suitable for different parallel numbers, circuit parameters, and die temperatures. When used in different circuits, it is only needed to update the chip characteristic curves, junction temperatures, and parasitic inductance matrices.

IV. EXPERIMENTAL VERIFICATION

In this section, the presented model is verified by experiments based on the SiC power module shown in Fig. 12. The module layout is designed based on the commercial modules from ROHM [34]. 8 ROHM S4661 (1200 V/13 m Ω) SiC MOSFETs are used, where four MOSFETs are paralleled in each switch. Moreover, there are 10 Ω gate resistors soldered on the substrate and connected to each MOSFET to dampen the oscillations between the paralleled dies. Under 2 Ω , 4.1 Ω , and 6 Ω external R_g , the current rise and fall times are 43 ns–78 ns and 32 ns–63 ns, which are reasonable for high-capacity SiC power modules. The test circuit of the power module is shown in Fig. 13, where the bill of the components is shown in Table I. A 120 A Rogowski coil is used to test the drain currents of LQ1–LQ4. The coil is simultaneously placed on the MOSFETs' power-source and driving bonding wires, as shown in Fig. 13(b), to obtain the drain currents directly. As for the high-side MOSFETs, the driving and power-source wires are on different sides. Due to the low area




Fig. 13. Test setups. (a) DPT test rig. (b) Measurement method of drain currents. (c) Measurement method of drain-source voltage v_{ds} .

TABLE I
COMPONENT LIST OF THE TEST CIRCUIT

Part	Specifications
Gate driver IC	IXDN630YI from IXYS with 30 A Peak current
Gare driver power supply	MJ2D051802SC from muRata with 2 W and 18 V&-2.5 V dual outputs
L_{load}	70 μ H air-cored inductor
C_{link}	C_{dec} 2220Y6300105KETWS2 630 V/1 μ F ceramic capacitors from Knowles Syfer. Ten paralleled branches, Two series-connected capacitors in each branch.
	C_{bulk} LNX2J102MSEG 630 V/1000 μ F from Nichicon. Two paralleled branches, Two series-connected capacitors in each branch.

and the fragile driving wires, it is hard to place the coil on all the bonding wires to measure the high-side drain currents. Therefore, the experimental tests are based on the situation where the low-side MOSFETs are used as the main switch, whose drain currents are easy to measure. The i_d waveforms of LQ1–LQ4 are obtained by four repeated tests under the same conditions using one coil. In this way, the measurement errors caused by coil differences are avoided. The v_{ds} waveforms are tested directly on the MOSFET dies by a 1000 V passive voltage probe from Tektronix, as shown in Fig. 13(c). Though the accuracy of the voltage probe is limited under several volts, the test errors have little impact on the tested switching energy and the experimental verifications. Since the module is not encapsulated to facilitate the measurements, the dc bus voltage is 400 V to prevent partial discharge. The equivalent test circuit diagram is shown in Fig. 14. The black components in Fig. 14 are the parameters inside the power module, where there are magnetic couplings between the parasitic inductances. The blue parts are the outside circuits. In addition, there are current coupling effects caused by the common branch currents between the parallel




Fig. 14. Equivalent circuit diagram of the DPT circuit.




Fig. 15. Transfer curves of the tested dies. (a) Transfer curves of the 70 tested dies. (b) Transfer curves of the selected LQ1–LQ4.

chips, which is equivalent to parts of the parasitic inductances and mutual inductances in Fig. 14. The low-side MOSFETs are used as the main switch. The high-side driving terminals (HG and HK) are shorted, and the driving board is connected to the low-side driving terminals (LG and LK). The load inductance is connected to the dc+ and ac terminals.

Before module manufacturing, the transfer curves of 70 dies are tested by Agilent B1505A and screened to ensure the consistency of the paralleled dies. The results are shown in Fig. 15(a). The transfer curves of the selected LQ1–LQ4 are shown in Fig. 15(b), which overlap with each other.

A. Circuit Parasitic Parameter Values

The parasitic inductance values need to be given first. As for the circuit in Fig. 14, supposing the voltages on the freewheeling diodes are equal, HQ1–HQ4 can be moved outside the paralleled branches and equivalent to a single diode, as shown in Fig. 16(a). V_{D0} of the diode takes the average value of the paralleled dies. C_D and R_D takes the paralleled values. Moving the connection point of the load inductor from ac to dc+, and equivalenting the




Fig. 16. Equivalent models of the test circuit. (a) Circuit with simplified freewheeling diodes. (b) Circuit after parasitic inductance equivalence.

parasitic inductances from dc+ to the drains of LQ1–LQ4 into four paralleled inductances ($L_{d1-L} \sim L_{d4-L}$), the circuit is equivalent to Fig. 16(b). The circuit is the same as the typical circuit in Fig. 2 and is used for calculating. The parasitic inductance values are obtained by Q3D simulation, which is precise and convenient [18], [19], [20]. During the simulation, the high-side dies are shorted, the electrodes of the low-side dies are set to sources, and the terminals (dc+, dc-, LG, and LK) are set to sinks. Then, four nets (L_d, L_s, L_k, L_g) with excitations are generated, as shown in Fig. 17. The parasitic inductances in Fig. 16(b) are directly solved based on this simulation setup. Based on the simulation, the current coupling effects are included. Fig. 18 shows the parasitic inductances under different frequencies. As shown in Fig. 18, as the frequency increases, the absolute values of the




Fig. 17. Q3D simulation nets. (a) L_d net. (b) L_s net. (c) L_k net. (d) L_g net.




Fig. 18. Parasitic inductances under different frequencies.

parasitic inductances gradually decrease due to the changes in the skin and proximity effects. When the frequency is higher than 1 MHz, because of the little variations in these two effects, the parasitic inductances change little with frequency. During the switching transients of the SiC power module, the current rise and fall times are in the range of tens of nano seconds, corresponding to an equivalent frequency range of a few MHz to tens of MHz, where the inductances remain nearly constant with frequency [9]. Thus, the inductances on 10 MHz are used for model calculation. The parasitic inductances of the outside circuits are also obtained by Q3D simulations, where $L_{bus} = 6.65$ nH and $L_g = 38.1$ nH.

B. Experimental Results Under Room Temperature

Under room temperature, the measured average ohmic-region output characteristic curves, transfer characteristic curve, and junction capacitances of LQ1–LQ4 are shown in Fig. 19, where the curves of the die Spice model provided by the manufacturer are compared. The parameters of the Spice model are different from the measured practical values, which may be due to the different die batches. This will reduce the accuracy of Spice simulations. Based on the circuit parasitic inductances and the tested MOSFET parameters, the presented model is solved.




Fig. 19. MOSFET characteristics from measurements and Spice model. (a) Ohmic-region output characteristic. (b) Transfer characteristic. (c) Junction capacitances.




Fig. 20. Calculation times and errors under different time steps ΔT . (a) Calculation times. (b) Calculation errors of the maximum current differences.

Fig. 20(a) shows the model-calculation times under different time steps ΔT during the turn-ON period, when $I_{load} = 230$ A. Fig. 20(b) shows the influence of ΔT on the calculation errors of the maximum current differences $|\Delta i_{d(max)}|$ ($= |\max(i_{d1} - i_{d4})|$). It can be seen that the larger the time step ΔT , the shorter the calculation time but the larger the calculation errors. The time steps equal to 0.5% of the current rise or fall time are used for calculation, which can simultaneously ensure fast calculation speed and high calculation accuracy. In practical applications, the current rise and fall times can be obtained from the die/module datasheet, and the required calculation time step can be determined proportionally. Alternatively, obtain the results quickly with a large time step, read the switching time according to the calculated waveforms, and then readjust the time step to 0.5% of the current rise or fall time to get a higher precision.

Under the same conditions, the model calculated, LTSpice simulated, and experimentally tested waveforms are shown in Figs. 21–23. In the LTSpice simulation, the die Spice model provided by the manufacturer and the same parasitic inductances are used. Figs. 21–23 show the results when $R_g = 2\Omega$, 4.1Ω , and 6Ω , respectively. It can be concluded that the turn-ON currents on LQ1–LQ4 decrease in sequence, and their turn-OFF




Fig. 21. Turn-ON and turn-OFF waveforms when $R_g = 2 \Omega$ and $I_{load} = 230 \text{ A}$.




Fig. 22. Turn-ON and turn-OFF waveforms when $R_g = 4.1 \Omega$ and $I_{load} = 230 \text{ A}$.

currents increase in sequence. The model-calculated waveforms match the tested waveforms well. However, the errors of the simulated waveforms are large, especially when $R_g = 2 \Omega$ and 4.1Ω . The deviations of the simulation results are caused by the nonaccurate parameters of the MOSFET Spice model.

Table II summarizes the tested, model calculated, and Spice simulated maximum unbalanced currents ($\Delta i_{d1(\max)} \sim \Delta i_{d4(\max)}$) during the turn-ON and turn-OFF periods. The maximum unbalanced current $\Delta i_{dj(\max)}$ on the j_{th} MOSFET represents the maximum differences between i_{dj} and i_{dave} , and can be expressed as




Fig. 23. Turn-ON and turn-OFF waveforms when $R_g = 6 \Omega$ and $I_{load} = 230 \text{ A}$.

$$\Delta i_{dj(\max)} = \begin{cases} \max(\Delta i_{dj}) = \max(i_{dj} - i_{dave}), & \text{if } \Delta i_{dj} > 0 \\ -\max(|\Delta i_{dj}|) = -\max(|i_{dj} - i_{dave}|), & \text{if } \Delta i_{dj} < 0 \end{cases} \quad (44)$$

Since $\Delta i_{d1(\max)} \sim \Delta i_{d4(\max)}$ do not appear at the same time, their sums are not equal to 0. The errors of the model calculated results are defined as

$$\text{error} = |(\Delta i_{dj(\max)_mod} - \Delta i_{dj(\max)_exp}) / (I_{load}/n)| \quad (45)$$

where $\Delta i_{dj(\max)_mod}$ is the calculated value and $\Delta i_{dj(\max)_exp}$ is the tested value. The errors of the simulated results are defined in the same way. Under different gate resistances, the errors of the calculated turn-ON maximum unbalanced currents are within 8%, and the errors of the turn-OFF results are within 6%. The errors of the simulated turn-ON and turn-OFF results are below 8% and 5%, respectively. Both the presented model and LTSpice simulation can predict dynamic current differences well.

Table III shows the errors of the calculated and simulated v_{ds} waveforms relative to the tested results. Since the accuracy at a single point does not reflect the accuracy of the entire v_{ds} waveform, we define the errors of the calculated v_{ds} waveforms as

$$\text{error} = \frac{1}{T_{end}} \int_0^{T_{end}} |v_{ds_model} - v_{ds_exp}| dt \quad (46)$$

where v_{ds_model} and v_{ds_exp} are the model-calculated and tested v_{ds} waveforms, respectively. The definition contains the error information of all points in the calculated v_{ds} waveforms. The same definition is used for the simulated errors. As shown in Table III, the maximum error of the model-calculated results is 6.40 V during the turn-ON transients and 12.6 V during the turn-OFF transients. The maximum turn-ON and turn-OFF errors

TABLE II
MAXIMUM UNBALANCED CURRENTS ON THE PARALLELED MOSFETS ($I_{LOAD} = 230$ A)

R_g (Ω)	MOSFET	Turn-ON					Turn-OFF				
		experiment value (A)	model		LTspice		experiment value (A)	model		LTspice	
			value (A)	error	value (A)	error		value (A)	error	value (A)	error
2	LQ1	38.8	41.7	4.98%	43.0	7.22%	-11.0	-10.7	0.515%	-11.7	1.22%
	LQ2	6.70	2.21	7.72%	3.80	4.98%	-4.14	-3.06	1.86%	-3.53	1.05%
	LQ3	-15.8	-17.0	2.06%	-17.8	3.44%	3.79	4.20	0.705%	4.71	1.58%
	LQ4	-28.4	-26.8	2.75%	-29.9	2.58%	10.8	9.46	2.30%	10.0	1.30%
4.1	LQ1	34.6	38.4	6.60%	38.2	6.19%	-11.4	-10.9	0.894%	-11.4	0%
	LQ2	6.02	2.49	6.07%	3.59	4.18%	-4.04	-2.79	2.15%	-3.12	1.58%
	LQ3	-13.6	-15.7	3.59%	-15.5	3.32%	3.97	4.25	0.482%	4.56	1.01%
	LQ4	-27.1	-25.1	3.28%	-26.3	1.34%	11.6	9.25	4.041%	9.53	3.56%
6	LQ1	35.3	34.5	1.32%	35.5	0.399%	-11.6	-10.5	1.82%	-11.2	0.705%
	LQ2	4.25	2.11	3.67%	3.39	1.48%	-4.19	-2.60	2.73%	-3.00	2.05%
	LQ3	-13.6	-14.0	0.690%	-14.4	1.37%	4.59	4.07	0.889%	4.50	0.163%
	LQ4	-25.6	-22.6	5.21%	-24.5	1.92%	12.0	8.73	5.59%	9.26	4.68%

TABLE III
ERRORS OF THE MODEL-CALCULATED AND LTSPICE-SIMULATED VOLTAGE WAVEFORMS ($I_{LOAD} = 230$ A)

R_g (Ω)	Turn-ON		Turn-OFF	
	Model error (V)	LTspice error (V)	Model error (V)	LTspice error (V)
2	6.40	24.0	12.6	21.9
4.1	3.12	22.1	9.81	14.2
6	3.34	8.12	7.26	12.3

TABLE IV
SWITCHING ENERGY ON THE PARALLELED MOSFETS ($I_{LOAD} = 230$ A)

R_g (Ω)	MOSFET	Turn-ON					Turn-OFF				
		experiment value (mJ)	Model		LTspice		experiment value (mJ)	Model		LTspice	
			value (mJ)	error	value (mJ)	error		value (mJ)	error	value (mJ)	error
2	LQ1	1.05	1.08	3.37%	1.42	35.4%	0.544	0.513	5.56%	0.618	13.6%
	LQ2	0.747	0.818	9.54%	0.997	33.6%	0.647	0.637	1.39%	0.732	13.1%
	LQ3	0.595	0.630	5.97%	0.768	29.2%	0.765	0.759	0.707%	0.843	10.3%
	LQ4	0.513	0.513	0.0877%	0.640	24.7%	0.885	0.862	2.500%	0.936	5.74%
4.1	LQ1	1.49	1.49	0.238%	1.96	31.7%	0.808	0.798	1.15%	0.898	11.2%
	LQ2	1.11	1.07	4.36%	1.41	26.9%	0.957	0.977	2.05%	1.04	8.61%
	LQ3	0.866	0.847	2.18%	1.11	28.4%	1.101	1.14	3.63%	1.16	5.64%
	LQ4	0.692	0.730	5.51%	0.940	36.0%	1.28	1.28	0.115%	1.26	1.22%
6	LQ1	2.08	2.00	3.62%	2.29	10.2%	1.07	0.98	8.07%	1.08	0.829%
	LQ2	1.55	1.48	4.70%	1.68	8.39%	1.23	1.20	2.71%	1.23	0.245%
	LQ3	1.22	1.21	1.11%	1.35	10.1%	1.44	1.39	3.12%	1.38	4.23%
	LQ4	1.00	1.06	5.97%	1.15	15.2%	1.65	1.55	5.68%	1.49	9.37%

of the simulated results are large, which are 24.0 V and 21.9 V, respectively.

Table IV shows the tested, model-calculated, and Spice-simulated unbalanced switching energy during the turn-ON and turn-OFF periods. The switching energy of the j_{th} MOSFET is defined as

$$E_{lossj} = \int_0^{T_{end}} i_{dj} v_{ds} dt. \quad (47)$$

Since the i_{ch} waveforms cannot be measured in the experiments, i_d is used here for switching energy calculation. The errors of the model-calculated switching energy are defined as

$$\text{error} = |(E_{lossj_model} - E_{lossj_exp}) / (E_{lossj_exp})| \quad (48)$$

where E_{lossj_model} is the calculated value and E_{lossj_exp} is the tested value. The errors of the simulated energy are defined in the same way. It can be concluded that the turn-ON switching energy

on LQ1–LQ4 decrease in sequence, and the turn-OFF switching energy increase in sequence. Under different gate resistances, the errors of the calculated turn-ON switching energy are within 10%, and the errors of the calculated turn-OFF switching energy are within 9%. It can be concluded that the presented model predicts unbalanced switching energy well. As for the simulated results, the errors of the turn-ON switching energy are higher than 8% and reach 36% on LQ4 under 4.1 Ω R_g . This is because of the large errors in the simulated turn-ON voltage waveforms. The errors of the simulated turn-OFF switching energy are relatively small, and the maximum value is 13.6%. It can be concluded that the errors of the Spice simulated waveforms and switching energy are large due to the errors in the die parameters of the Spice model. If the die parameters can be modified based on the measured curves, Spice simulation can also achieve high calculation accuracy [28]. However, the output characteristic in the spice model is expressed by a complex multidimensional




Fig. 24. Maximum current differences under different gate resistances and load currents. (a) Turn-ON results. (b) Turn-OFF results.




Fig. 25. Turn-ON and turn-OFF switching energy on the paralleled MOSFETs under different load currents when $R_g = 2 \Omega$. (a) Turn-ON results. (b) Turn-OFF results.

fitting function, and the parameters' specific physical meanings are unclear. Thus, modifying the complex fitting curve in the spice model is difficult. Compared to Spice simulation, the presented model is calculated directly by inputting the tested die characteristics without the model modification process.

Under different I_{load} and gate resistances, the maximum current differences $|\Delta i_{d(max)}|$ ($= |\max(i_{d1} - i_{d4})|$) are shown in Fig. 24. The presented model can accurately calculate the current differences under different conditions. The maximum error of the turn-ON and turn-OFF results is lower than 8%. Fig. 24 also shows that the current differences increase as the load current increases. However, they only slightly decrease with the increased R_g during the turn-ON transients, and almost do not change with R_g during the turn-OFF transients. This is because under an increased R_g , the switching time increases, and the current slope decreases. The unbalanced induced voltages in the driving circuit are reduced, but the effect time is increased. The two effects cancel each other out, making the change of the current differences small.

The turn-ON and turn-OFF switching energy under different I_{load} and R_g are shown in Figs. 25–27, which shows the results when $R_g = 2 \Omega$, 4.1Ω , and 6Ω , respectively. The model-calculated results fit the tested results well. The maximum error during the turn-ON and turn-OFF periods is lower than 11%. The switching energy and their differences increase with the increased I_{load} . To further verify the model accuracy, the total turn-ON and turn-OFF switching energy results when $R_{g_ON} = 4.1 \Omega$, $R_{g_OFF} = 2 \Omega$ are shown in Fig. 28(a), and the results when $R_{g_ON} = 6 \Omega$, $R_{g_OFF} = 2 \Omega$ are shown in Fig. 28(b). The




Fig. 26. Turn-ON and turn-OFF switching energy on the paralleled MOSFETs under different load currents when $R_g = 4.1 \Omega$. (a) Turn-ON results. (b) Turn-OFF results.




Fig. 27. Turn-ON and turn-OFF switching energy on the paralleled MOSFETs under different load currents when $R_g = 6 \Omega$. (a) Turn-ON results. (b) Turn-OFF results.




Fig. 28. Total switching energy on the paralleled MOSFETs when (a) $R_{g_ON} = 4.1 \Omega$, $R_{g_OFF} = 2 \Omega$, and (b) $R_{g_ON} = 6 \Omega$, $R_{g_OFF} = 2 \Omega$.

model still has high accuracy, with a maximum error of 5.7%. Thus, it can be concluded that the model can accurately predict the maximum switching energy on the paralleled MOSFETs.

C. Experimental Results Under Higher Temperatures

First, to perform accurate calculation, the ohmic-region output and transfer curves under different temperatures are measured using Agilent B1505A. Because the dies are already soldered on the direct bonded copper (DBC), the parameters of a single die cannot be individually tested. Since the dies are screened before soldering, their characteristic differences are ignored. Thus, the entire switch with four paralleled dies is measured, and the measured currents are divided by four to obtain the characteristic curves of a single die. The module is attached to a hot plate with silicon thermal grease, and the die temperatures are checked by an infrared thermal imager. To accurately monitor the die




Fig. 29. (a) Power module with black paint. (b) Temperature distribution under 100 °C heat plate temperature.




Fig. 30. Measured characteristic curves under different junction temperatures. (a) Ohmic-region output characteristic. (b) Transfer characteristic. (c) Third quadrant characteristic.

temperatures, the power module is covered with black paint to avoid the influence of reflected lights, as shown in Fig. 29(a). The temperature distribution is depicted in Fig. 29(b), when the hot plate temperature is 100 °C. The maximum temperature difference on LQ1–LQ4 is only 1.7%. Therefore, this heating method can ensure the consistency of the temperatures between the paralleled dies, and the die characteristic curves are tested accurately. Giving different temperatures, the measured curves of the low-side dies are shown in Fig. 30(a)–(b). The measured third quadrant characteristic curves of the high-side freewheeling dies are shown in Fig. 30(c). The calculations of the presented model under different junction temperatures are based on these measured curves.

DPT tests are performed to obtain the switching waveforms and energy under elevated temperatures. The test setup under the higher, balanced temperatures is shown in Fig. 31. The module is also attached to the hot plate. The temperature distribution is also tested by the infrared thermal imager. The signal test methods are the same as the experiments under room temperature. A 100 °C hot plate temperature is giving, and the module temperature distribution is the same as Fig. 29(b). The switching waveforms and energy under the higher balanced temperatures are tested. The model-calculated and tested waveforms are compared in Fig. 32. They are matched well. The calculated and tested




Fig. 31. Test setup under higher, balanced temperatures.




Fig. 32. Switching waveforms under balanced, higher die temperatures when $R_g = 4.1 \Omega$ and $I_{load} = 230 A$.




Fig. 33. Test setup under unbalanced die temperatures. (a) Module with thermal grease. (b) Temperature distribution.

maximum unbalanced currents and switching energy are shown in Table V. The calculation errors are within 10%. Thus, the presented model enables accurate calculation of the unbalanced dynamic currents and switching energy under balanced, elevated die temperatures.

To verify the accuracy of the presented model under unbalanced junction temperatures, the thermal grease is only added to the 1/2 area of the module, as shown in Fig. 33(a). Under 100 °C hot plate temperature, the temperature distribution is shown in Fig. 33(b). The temperatures on LQ1–LQ4 are 60.8 °C, 69.2 °C, 76.2 °C, and 79.4 °C, where the maximum difference is 40.1% of the average temperature rise. The model-calculated and tested waveforms are shown in Fig. 34. They are also matched well. The calculated and tested maximum unbalanced currents and switching energy are shown in Table VI. The calculation errors are within 10.4%. Thus, the presented model enables accurate

TABLE V
MAXIMUM UNBALANCED CURRENTS AND SWITCHING ENERGY UNDER BALANCED HIGHER TEMPERATURES ($I_{LOAD} = 230$ A, $R_G = 4.1 \Omega$)

	MOSFET	Turn-ON			Turn-OFF		
		Experiment value	Model value	error	Experiment value	Model value	error
Maximum unbalanced currents	LQ1	33.9 A	37.9 A	6.90%	-9.40 A	-12.2 A	4.82%
	LQ2	5.85 A	3.92 A	3.32%	-4.60 A	-3.00 A	2.75%
	LQ3	-14.3 A	-15.6 A	2.36%	3.41 A	5.08 A	2.87%
	LQ4	-25.5 A	-26.2 A	1.22%	10.5 A	9.44 A	1.87%
Switching energy	LQ1	1.38 mJ	1.41 mJ	2.13%	0.827 mJ	0.760 mJ	8.15%
	LQ2	1.03 mJ	1.01 mJ	2.46%	0.910 mJ	0.979 mJ	7.55%
	LQ3	0.792 mJ	0.775 mJ	2.11%	1.08 mJ	1.17 mJ	7.95%
	LQ4	0.642 mJ	0.637 mJ	0.741%	1.23 mJ	1.21 mJ	1.63%

TABLE VI
MAXIMUM UNBALANCED CURRENTS AND SWITCHING ENERGY UNDER UNBALANCED TEMPERATURES ($I_{LOAD} = 230$ A, $R_G = 4.1 \Omega$)

	MOSFET	Turn-ON			Turn-OFF		
		Experiment value	Model value	error	Experiment value	Model value	error
Maximum unbalanced currents	LQ1	32.2 A	29.9 A	4.72%	-11.2 A	-11.1 A	0.189%
	LQ2	5.66 A	3.68 A	2.50%	-3.59 A	-2.07 A	2.61%
	LQ3	-13.3 A	-11.8 A	3.40%	4.85 A	4.27 A	0.997%
	LQ4	-24.6 A	-21.8 A	3.81%	9.36 A	8.64 A	1.23%
Switching energy	LQ1	1.27 mJ	1.21 mJ	4.90%	0.774 mJ	0.785 mJ	1.48%
	LQ2	1.02 mJ	1.02 mJ	0.0400%	0.899 mJ	0.992 mJ	10.4%
	LQ3	0.811 mJ	0.872 mJ	7.49%	1.06 mJ	1.14 mJ	6.75%
	LQ4	0.692 mJ	0.754 mJ	8.90%	1.20 mJ	1.25 mJ	4.02%




Fig. 34. Switching waveforms under unbalanced die temperatures when $R_G = 4.1 \Omega$ and $I_{LOAD} = 230$ A.

calculation of the unbalanced dynamic currents and switching energy under unbalanced die temperatures.

D. Calculation Error Analysis

The errors between the model-calculated and the experimental results may come from the following aspects.

- 1) The errors of the parasitic inductances used in the model calculation.
- 2) The errors of the die parameters used in the model calculation.
- 3) The errors introduced by the step calculation.

- 4) The errors induced by the assumption that the voltages on the freewheeling diodes are equal.
- 5) The chip screening is carried out at room temperature. Differences in the die parameters at high temperatures can introduce calculation errors.
- 6) Experimental measurement errors. However, the experimental verifications show that these errors are within the acceptable range.

In practical applications, to ensure and improve the accuracy of the model, the following points need to be noted.

- 1) Using Q3D simulation to extract parasitic inductances has been proven with high accuracy. On this basis, investigating the principles of high-precision extraction can further reduce the errors of the presented model.
- 2) Accurately measuring the ohmic-region output curves, transfer curves, and junction capacitances is the key to achieving high-precision calculation. The smaller the measurement errors, the more accurate the model will be.
- 3) Calculation time step selection: It can be concluded that when selecting 0.5% of the current rise or fall time, short calculation time, and high accuracy can be guaranteed simultaneously. When the time step exceeds 0.5% of the current rise or fall time, the calculation error will be large.
- 4) Screening the paralleled dies considering the temperature dependence can also help to reduce the errors.

V. CONCLUSION

This article presents a quantitative analytical model of paralleled MOSFETs for calculating the unbalanced dynamic currents and switching energy.

First, the equivalent circuit models of MOSFETs are established based on the different working regions. Then, the circuit with n

paralleled MOSFETs is simplified, separating the power and driving circuits. Based on the simplified circuit model, decoupled modeling between the power and driving circuits and reduced orders are achieved. The order of the state equations is only $3n - 1$, which is lower than $5n$ of the unsimplified circuit. The parasitic self and mutual inductances, nonlinear die parameters, and their temperature dependence are considered to ensure calculation accuracy. The nonlinear parameters are integrated by interpolating in each time step without the high-precision curve fitting process. The model can be directly used in circuits with any parallel number and parameters. When used for different circuits, it only needs to update the parameter inputs without remodeling and reprogramming. Moreover, during each time step, the elements in the coefficient and excitation matrices of the state equations are constants, which is easy and fast to solve. The model is more user-friendly than Spice simulation.

The model is verified by a SiC power module with a conventional layout. Under different gate resistances, load currents, and die temperatures, the errors of the calculated maximum current differences are within 8%, and the errors of the switching energy are within 11%. The model is accurate for designing and evaluating the current sharing performances or calculating the

maximum switching losses of paralleled MOSFETs. Moreover, the sources of the calculation errors are analyzed, and guidance is given to improve model accuracy. The precision of the model can be further improved by increasing the accuracy of the parasitic inductances and die characteristic curves, and by screening the dies considering the temperature dependence. Moreover, attention needs to be paid to the selection of the calculation time step.

APPENDIX

A. Definitions of Circuit Parameter Matrices

The parasitic inductance matrices and the matrix of the internal gate resistances \mathbf{R}_{gin} are defined as (A1) shown at the bottom of this page

B. Analytical Model for Calculating Average Waveforms

Under the effect of the average current i_{dave} , the induced voltage v_d' on $L_{d1} \sim L_{dn}$ and $L_{s1-1} \sim L_{sn-1}$ in Fig. 8(a) can be written as

$$v_d' = (\mathbf{L}_d + \mathbf{M}_{sd} + \mathbf{L}_s + \mathbf{M}_{ds}) i_{\text{dave}} \mathbf{I}_1. \quad (\text{A2})$$

$$\left\{ \begin{array}{l} \mathbf{L}_s = \begin{bmatrix} L_{s1} & M_{s12} & \cdots & M_{s1n} \\ M_{s12} & L_{s2} & \cdots & M_{s2n} \\ \vdots & \vdots & \ddots & \vdots \\ M_{s1n} & M_{s2n} & \cdots & L_{sn} \end{bmatrix}, \mathbf{L}_d = \begin{bmatrix} L_{d1} & M_{d12} & \cdots & M_{d1n} \\ M_{d12} & L_{d2} & \cdots & M_{d2n} \\ \vdots & \vdots & \ddots & \vdots \\ M_{d1n} & M_{s2n} & \cdots & L_{dn} \end{bmatrix} \\ \mathbf{L}_{\text{gin}} = \begin{bmatrix} L_{\text{gin}1} & M_{\text{gin}12} & \cdots & M_{\text{gin}1n} \\ M_{\text{gin}12} & L_{\text{gin}2} & \cdots & M_{\text{gin}2n} \\ \vdots & \vdots & \ddots & \vdots \\ M_{\text{gin}1n} & M_{\text{gin}2n} & \cdots & L_{\text{gin}n} \end{bmatrix}, \mathbf{L}_k = \begin{bmatrix} L_{k1} & M_{k12} & \cdots & M_{k1n} \\ M_{k12} & L_{k2} & \cdots & M_{k2n} \\ \vdots & \vdots & \ddots & \vdots \\ M_{k1n} & M_{k2n} & \cdots & L_{kn} \end{bmatrix} \\ \mathbf{R}_{\text{gin}} = R_{\text{gin}} \begin{bmatrix} 1 & 0 & \cdots & 0 \\ 0 & 1 & \cdots & 0 \\ \vdots & \vdots & \ddots & \vdots \\ 0 & 0 & \cdots & 1 \end{bmatrix}, \mathbf{M}_{ds} = \begin{bmatrix} M_{d1s1} & M_{d2s1} & \cdots & M_{dns1} \\ M_{d1s2} & M_{d2s2} & \cdots & M_{dns2} \\ \vdots & \vdots & \ddots & \vdots \\ M_{d1sn} & M_{d2sn} & \cdots & M_{dnsn} \end{bmatrix} \\ \mathbf{M}_{gs} = \begin{bmatrix} M_{g1s1} & M_{g2s1} & \cdots & M_{gns1} \\ M_{g1s2} & M_{g2s2} & \cdots & M_{gns2} \\ \vdots & \vdots & \ddots & \vdots \\ M_{g1sn} & M_{g2sn} & \cdots & M_{gnsn} \end{bmatrix}, \mathbf{M}_{ks} = \begin{bmatrix} M_{k1s1} & M_{k2s1} & \cdots & M_{kns1} \\ M_{k1s2} & M_{k2s2} & \cdots & M_{kns2} \\ \vdots & \vdots & \ddots & \vdots \\ M_{k1sn} & M_{k2sn} & \cdots & M_{knsn} \end{bmatrix} \\ \mathbf{M}_{gk} = \begin{bmatrix} M_{g1k1} & M_{g2k1} & \cdots & M_{gkn1} \\ M_{g1k2} & M_{g2k2} & \cdots & M_{gkn2} \\ \vdots & \vdots & \ddots & \vdots \\ M_{g1kn} & M_{g2kn} & \cdots & M_{gknkn} \end{bmatrix}, \mathbf{M}_{dg} = \begin{bmatrix} M_{d1g1} & M_{d2g1} & \cdots & M_{dng1} \\ M_{d1g2} & M_{d2g2} & \cdots & M_{dng2} \\ \vdots & \vdots & \ddots & \vdots \\ M_{d1gn} & M_{d2gn} & \cdots & M_{dngn} \end{bmatrix} \\ \mathbf{M}_{dk} = \begin{bmatrix} M_{d1k1} & M_{d2k1} & \cdots & M_{dkn1} \\ M_{d1k2} & M_{d2k2} & \cdots & M_{dkn2} \\ \vdots & \vdots & \ddots & \vdots \\ M_{d1kn} & M_{d2kn} & \cdots & M_{dknkn} \end{bmatrix} \\ \mathbf{M}_{sd} = \mathbf{M}_{ds}^T, \mathbf{M}_{kg} = \mathbf{M}_{gk}^T, \mathbf{M}_{sg} = \mathbf{M}_{gs}^T, \mathbf{M}_{sk} = \mathbf{M}_{ks}^T. \end{array} \right. \quad (\text{A1})$$

Choosing v_D , v_{ds} , v_{gsave} , i_{dave} , and i_{gave} as the state variables, the state equation can be written as

$$\dot{\mathbf{Z}} = \mathbf{G} \cdot \mathbf{Z} + \mathbf{H} \cdot \mathbf{K} \quad (\text{A15})$$

where $\mathbf{Z} = [v_D \ v_{ds} \ v_{gsave} \ i_{dave} \ i_{gave}]^T$, and $\mathbf{K} = [V_{D0} \ V_{DD} \ V_{dri} \ I_{load} \ i_{chave}]^T$. \mathbf{G} and \mathbf{H} are different under different conditions of the MOSFETs and diode and are derived from (A9)–(A14).

- 1) When the MOSFETs work in the ohmic region and the diode is conducting, \mathbf{G} and \mathbf{H} are expressed as (A17), where

$$\begin{cases} \alpha = \frac{1}{C_D}, \beta = \frac{1}{C_{oss}}, \gamma = \frac{1}{C_{iss}} \\ \delta = \frac{1}{n(L_{bus} + L_{deq})}, \varepsilon = \frac{1}{L_g + L_{gkeq}}, \varphi = M_{pgeq} - M_{pkeq} \end{cases} \quad (\text{A16})$$

- 2) When the MOSFETs work in the ohmic region and the diode is cut off, \mathbf{G} and \mathbf{H} are expressed as (A18).
- 3) When the MOSFETs work in the controlled region and the diode is conducting, \mathbf{G} and \mathbf{H} are expressed as (A19).
- 4) When the MOSFETs work in the controlled region and the diode is cut off, \mathbf{G} and \mathbf{H} are expressed as (A20).

$$\begin{cases} \mathbf{G} = \begin{bmatrix} -\frac{\alpha}{R_D} & 0 & 0 & n\alpha & 0 \\ 0 & -\frac{\beta}{R_{ds(on)}} & 0 & \beta & 0 \\ 0 & -\frac{\beta\gamma C_{dg}}{R_{ds(on)}} & 0 & \beta\gamma C_{dg} & \gamma \\ -\delta & -\delta & 0 & 0 & 0 \\ \varepsilon\delta\varphi & \varepsilon\delta\varphi & -\frac{\varepsilon}{n} & 0 & -\varepsilon(R_g + R_{gineq}) \end{bmatrix} \\ \mathbf{H} = \begin{bmatrix} -\frac{\alpha}{R_D} & 0 & 0 & -\alpha & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & \delta & 0 & 0 & 0 \\ 0 & -\varepsilon\delta\varphi & \frac{\varepsilon}{n} & 0 & 0 \end{bmatrix} \end{cases} \quad (\text{A17})$$

$$\begin{cases} \mathbf{G} = \begin{bmatrix} 0 & 0 & 0 & n\alpha & 0 \\ 0 & -\frac{\beta}{R_{ds(on)}} & 0 & \beta & 0 \\ 0 & -\frac{\beta\gamma C_{dg}}{R_{ds(on)}} & 0 & \beta\gamma C_{dg} & \gamma \\ -\delta & -\delta & 0 & 0 & 0 \\ \varepsilon\delta\varphi & \varepsilon\delta\varphi & -\frac{\varepsilon}{n} & 0 & -\varepsilon(R_g + R_{gineq}) \end{bmatrix} \\ \mathbf{H} = \begin{bmatrix} 0 & 0 & 0 & -\alpha & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & \delta & 0 & 0 & 0 \\ 0 & -\varepsilon\delta\varphi & \frac{\varepsilon}{n} & 0 & 0 \end{bmatrix} \end{cases} \quad (\text{A18})$$

$$\begin{cases} \mathbf{G} = \begin{bmatrix} -\frac{\alpha}{R_D} & 0 & 0 & n\alpha & 0 \\ 0 & 0 & 0 & \beta & 0 \\ 0 & 0 & 0 & \beta\gamma C_{dg} & \gamma \\ -\delta & -\delta & 0 & 0 & 0 \\ \varepsilon\delta\varphi & \varepsilon\delta\varphi & -\frac{\varepsilon}{n} & 0 & -\varepsilon(R_g + R_{gineq}) \end{bmatrix} \\ \mathbf{H} = \begin{bmatrix} -\frac{\alpha}{R_D} & 0 & 0 & -\alpha & 0 \\ 0 & 0 & 0 & 0 & -\beta \\ 0 & 0 & 0 & 0 & -\beta\gamma C_{dg} \\ 0 & \delta & 0 & 0 & 0 \\ 0 & -\varepsilon\delta\varphi & \frac{\varepsilon}{n} & 0 & 0 \end{bmatrix} \end{cases} \quad (\text{A19})$$




Fig. 36. Calculation flowchart of the average model.

$$\begin{cases} \mathbf{G} = \begin{bmatrix} 0 & 0 & 0 & n\alpha & 0 \\ 0 & 0 & 0 & \beta & 0 \\ 0 & 0 & 0 & \beta\gamma C_{dg} & \gamma \\ -\delta & -\delta & 0 & 0 & 0 \\ \varepsilon\delta\varphi & \varepsilon\delta\varphi & -\frac{\varepsilon}{n} & 0 & -\varepsilon(R_g + R_{gineq}) \end{bmatrix} \\ \mathbf{H} = \begin{bmatrix} 0 & 0 & 0 & -\alpha & 0 \\ 0 & 0 & 0 & 0 & -\beta \\ 0 & 0 & 0 & 0 & -\beta\gamma C_{dg} \\ 0 & \delta & 0 & 0 & 0 \\ 0 & -\varepsilon\delta\varphi & \frac{\varepsilon}{n} & 0 & 0 \end{bmatrix} \end{cases} \quad (\text{A20})$$

The calculation flowchart of the average model is shown in Fig. 36. First, the circuit parameters and the initial values are given. During the turn-ON period, the initial values can be written

as

$$\begin{cases} v_D(0) = -(R_D I_{\text{load}} + V_{D0}) \\ v_{\text{ds}}(0) = V_{\text{DD}} - v_D(0) \\ v_{\text{gsave}}(0) = V_{\text{dri(off)}} \\ i_{\text{dave}}(0) = 0 \\ i_{\text{gave}}(0) = 0. \end{cases} \quad (\text{A21})$$

During the turn-OFF period, they can be written as

$$\begin{cases} v_{\text{ds}}(0) = I_{\text{load}} R_{\text{ds(on)ave}}(0)/n \\ v_D(0) = V_{\text{DD}} - v_{\text{ds}}(0) \\ v_{\text{gsave}}(0) = V_{\text{dri(on)}} \\ i_{\text{dave}}(0) = I_{\text{load}}/n \\ i_{\text{gave}}(0) = 0. \end{cases} \quad (\text{A22})$$

Then, the average circuit parameters are calculated by (A7). The transfer and output characteristic curves of the paralleled dies are obtained by interpolating using T_j and then averaged to obtain the average characteristic curves. Then, the average model is solved by time stepping.

During each time step $[T_{\text{cal0}}, T_{\text{cal0}} + \Delta T]$: First, the curve data of $C_{\text{iss}}(v_{\text{ds}})$, $C_{\text{dg}}(v_{\text{ds}})$, and $C_{\text{oss}}(v_{\text{ds}})$ are linearly interpolated by the latest calculated $v_{\text{ds}}(T_{\text{cal0}})$, and the curve data of $C_D(v_D)$ is linearly interpolated by $v_D(T_{\text{cal0}})$. The obtained C_{iss} , C_{dg} , C_{oss} , and C_D values are used for calculation in this time step. Then, the working conditions of the MOSFETs and diode are judged first, and the corresponding models are used for calculation.

- 1) When the MOSFETs work in the ohmic region, $i_{\text{chave}}(T_{\text{cal0}})$ is calculated by interpolating the average output curve data using $v_{\text{gsave}}(T_{\text{cal0}})$ and $v_{\text{ds}}(T_{\text{cal0}})$. Then, $R_{\text{ds(on)ave}}(T_{\text{cal0}})$ is calculated and used for calculation in this time step.
- 2) When the MOSFETs work in the controlled region, $i_{\text{chave}}(T_{\text{cal0}})$ is obtained by linearly interpolating the curve data of the average transfer characteristic using $v_{\text{gsave}}(T_{\text{cal0}})$. Then, $i_{\text{chave}}(T_{\text{cal0}})$ is used for calculation in this time step.

By reinterpolating the curve data of the average transfer characteristic, the average ohmic-region characteristic, and the capacitance curves within each time step, the nonlinearities of the characteristics are involved. Finally, the corresponding state equations are solved to obtain the average waveforms.

REFERENCES


- [1] J. Millán, P. Godignon, X. Perpiñà, A. Pérez-Tomás, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2155–2163, May 2014.
- [2] T. Zhao, J. Wang, A. Q. Huang, and A. Agarwal, "Comparisons of SiC MOSFET and Si IGBT based motor drive systems," in *Proc. IEEE Ind. Appl. Annu. Meeting*, New Orleans, LA, USA, 2007, pp. 331–335.
- [3] D. Han, J. Noppakunkajorn, and B. Sarlioglu, "Comprehensive efficiency, weight, and volume comparison of SiC- and Si-based bidirectional DC–DC converters for hybrid electric vehicles," *IEEE Trans. Veh. Technol.*, vol. 63, no. 7, pp. 3001–3010, Sep. 2014.
- [4] A. S. Abdelrahman, Z. Erdem, Y. Attia, and M. Z. Youssef, "Wide bandgap devices in electric vehicle converters: A performance survey," *Can. J. Elect. Comput. Eng.*, vol. 41, no. 1, pp. 45–54, winter 2018.
- [5] Z. Zeng et al., "Changes and challenges of photovoltaic inverter with silicon carbide device," *Renewable Sustain. Energy Rev.*, vol. 78, pp. 624–639, Oct. 2017.
- [6] B. Zhao, P. Sun, Q. Yu, Y. Cai, and Z. Zhao, "Layout-dominated dynamic imbalanced current analysis and its suppression strategy of parallel SiC MOSFETs," *IEEE Trans. Device Mater. Rel.*, vol. 21, no. 3, pp. 394–404, Sep. 2021.
- [7] J. Hu et al., "Robustness and balancing of parallel-connected power devices: SiC versus CoolMOS," *IEEE Trans. Ind. Electron.*, vol. 63, no. 4, pp. 2092–2102, Apr. 2016.
- [8] H. Li, "Parallel connection of silicon carbide MOSFETs for multichip power modules," Ph.D. dissertation, Department of Energy Technology, Aalborg Univ., Aalborg, Denmark, 2015.
- [9] C. Lüdecke, "Compensating asymmetries of parallel-connected SiC MOSFETs using intelligent gate drivers," Ph.D. dissertation, School of Electrical Engineering and Information Technology, ISEA RWTH Aachen Univ., Aachen, Germany, 2022.
- [10] J. Wu et al., "Impact of SiC MOSFET on PV Inverter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 1853–1860.
- [11] A. Abdelrahman, Z. Erdem, Y. Attia, and M. Youssef, "Performance of wide band gap devices in electric vehicles converters: A case study evaluation," in *Proc. 20th Eur. Conf. Power Electron. Appl.*, 2018, pp. 1–9.
- [12] D.-P. Sadik, J. Colmenares, D. Pefitsis, J.-K. Lim, J. Rabkowski, and H.-P. Nee, "Experimental investigations of static and transient current sharing of parallel-connected silicon carbide MOSFETs," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1–10.
- [13] L. Helong, S. Munk-Nielsen, C. Pham, and S. Bęczkowski, "Circuit mismatch influence on performance of paralleling silicon carbide MOSFETs," in *Proc. 16th Eur. Conf. Power Electron. Appl.*, 2014, pp. 1–8.
- [14] J.-K. Lim, D. Pefitsis, J. Rabkowski, M. Bakowski, and H.-P. Nee, "Analysis and experimental verification of the influence of fabrication process tolerances and circuit parasitics on transient current sharing of parallel-connected SiC JFETs," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2180–2191, May 2014.
- [15] Q. Haihong et al., "Influences of circuit mismatch on paralleling silicon carbide MOSFETs," in *Proc. 12th IEEE Conf. Ind. Electron. Appl.*, 2017, pp. 556–561.
- [16] J. Ke, Z. Zhao, P. Sun, H. Huang, J. Abuogo, and X. Cui, "Chips classification for suppressing transient current imbalance of parallel-connected silicon carbide MOSFETs," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3963–3972, Apr. 2020.
- [17] J. Lv, C. Chen, B. Liu, Y. Yan, and Y. Kang, "A dynamic current balancing method for paralleled SiC MOSFETs using monolithic Si-RC snubber based on a dynamic current sharing model," *IEEE Trans. Power Electron.*, vol. 37, no. 11, pp. 13368–13384, Nov. 2022.
- [18] Y. Ge, Z. Wang, Y. Yang, C. Qian, G. Xin, and X. Shi, "Layout-dominated dynamic current balancing analysis of multichip SiC power modules based on coupled parasitic network model," *IEEE Trans. Power Electron.*, vol. 38, no. 2, pp. 2240–2251, Feb. 2023.
- [19] J. Lv, C. Chen, B. Liu, Y. Yan, Z. Zheng, and Y. Kang, "Dynamic current sharing mechanism analysis of paralleled SiC MOSFETs considering parasitic mutual inductances based on an improved model," *IEEE Trans. Power Electron.*, vol. 39, no. 6, pp. 7536–7559, Jun. 2024.
- [20] Y. Xie, C. Chen, Y. Yan, Z. Huang, and Y. Kang, "Investigation on ultralow turn-off losses phenomenon for SiC MOSFETs with improved switching model," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 9382–9397, Aug. 2021.
- [21] Y. Xiong, S. Sun, H. Jia, P. Shea, and Z. John Shen, "New physical insights on power MOSFET switching losses," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 525–531, Feb. 2009.
- [22] B. N. Pushpakaran, S. B. Bayne, and A. A. Ogunniyi, "Electro-thermal transient simulation of silicon carbide power MOSFET," in *Proc. 19th IEEE Pulsed Power Conf.*, 2013, pp. 1–6.
- [23] R. Kraus and A. Castellazzi, "A physics-based compact model of SiC power MOSFETs," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5863–5870, Aug. 2016.
- [24] S. Yin et al., "An accurate subcircuit model of SiC half-bridge module for switching-loss optimization," *IEEE Trans. Ind. Appl.*, vol. 53, no. 4, pp. 3840–3848, Jul./Aug. 2017.
- [25] Z. Chen, "Electrical integration of SiC power devices for high-power-density applications," Ph.D. dissertation, Virginia Polytechnic Institute and State Univ., Blacksburg, VA, USA, 2013.
- [26] S. K. Roy and K. Basu, "Analytical model to study hard turn-off switching dynamics of SiC mosfet and schottky diode pair," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 861–875, Jan. 2021.
- [27] Y. Zhou, H. Liu, T. Yang, and B. Wang, "SPICE modeling of SiC MOSFET considering interface-trap influence," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 1, pp. 56–64, Mar. 2018.
- [28] Y. Zhang et al., "Analysis of dead-time energy loss in GaN-based TCM converters with an improved GaN HEMT model," *IEEE Trans. Power Electron.*, vol. 38, no. 2, pp. 1806–1818, Feb. 2023.

- [29] P. Nayak and K. Hatua, "Modeling of switching behavior of 1200 V SiC MOSFET in presence of layout parasitic inductance," in *Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst.*, 2016, pp. 1–6.
- [30] P. Alexakis, O. Alatisé, L. Ran, and P. Mawby, "Modeling power converters using hard switched silicon carbide MOSFETs and schottky barrier diodes," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1–9.
- [31] M. Rodríguez, A. Rodríguez, P. F. Miaja, D. G. Lamar, and J. S. Zúñiga, "An insight into the switching process of power MOSFETs: An improved analytical losses model," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1626–1640, Jun. 2010.
- [32] X. Wang, Z. Zhao, K. Li, Y. Zhu, and K. Chen, "Analytical methodology for loss calculation of SiC MOSFETs," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 71–83, Mar. 2019.
- [33] Y. Wu, S. Yin, H. Li, and W. Ma, "Impact of RC snubber on switching oscillation damping of SiC MOSFET with analytical model," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 163–178, Mar. 2020.
- [34] Y. Yan, C. Chen, Z. Wu, J. Guan, J. Lv, and Y. Kang, "A high power density double-side-end double-sided bonding SiC half-bridge power module," *IEEE Trans. Transp. Electrification*, vol. 9, no. 2, pp. 3149–3163, Jun. 2023.
- [35] Z. Chen, D. Boroyevich, P. Mattavelli, and K. Ngo, "A frequency-domain study on the effect of DC-link decoupling capacitors," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 1886–1893.



Jianwei Lv received the B.S. degree in electrical and electronic engineering in 2020 from Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include WBG devices modeling, packaging, and integration.



Cai Chen (Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Huazhong University of Science and Technology, Wuhan, China, in 2008 and 2014, respectively.

From March to December 2013, he was an Intern in GE Global Research Center, Shanghai, China. From 2014 to 2016, he was with the Advanced Semiconductor, Packaging, and Integration Lab, Huazhong University of Science and Technology, Wuhan, Hubei, China as a Postdoctoral Researcher. From 2016 to 2017, he was a visiting scholar with the Center for

High Performance Power Electronics, The Ohio State University, Columbus, OH, USA. From 2017 to 2018, he was a visiting scholar with the College of Engineering, University of Arkansas, Fayetteville, AR, USA. In 2019, he was with the Huazhong University of Science and Technology, Wuhan, China, as an Associate Research Fellow. In 2024, he was promoted to Professor. His research interests include WBG devices packaging, integration, packaging EMI issues, packaging reliability, and high-density applications.



Yiyang Yan received the B.S. degree in functional material and the M.S. degree in electrical engineering in 2018 and 2021, respectively, from Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His research interests include wide bandgap devices double-sided-cooling packages, high power density inverters, and device thermal modeling.



Baihan Liu (Graduate Student Member, IEEE) received the B.S. degree in electrical and electronic engineering in 2021 from Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include wide bandgap devices packaging, integration, and high-temperature applications.



Zexiang Zheng received the B.S. degree in electrical and electronic engineering in 2023 from Huazhong University of Science and Technology, Wuhan, China, where he is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical and Electronic Engineering.

His current research interests include wide-bandgap devices modeling, packaging, and high power density inverters.



Yong Kang (Fellow, IEEE) was born in Hubei Province, China, in 1965. He received the B.E., M.E., and Ph.D. degrees in electrical engineering from Huazhong University of Science and Technology, Wuhan, China, in 1988, 1991, and 1994, respectively.

In 1994, he was with Huazhong University of Science and Technology as a Lecturer and was promoted to Associate Professor in 1996 and to Full Professor in 1998. He has authored more than 60 technical papers. His research interests include power electronic converter, ac drivers, electromagnetic compatibility,

digital control techniques, WBG device packaging, and applications.