

Analytical Modeling and Comparison of EMI pre-filter Noise Emissions of Three-Phase Voltage and Current DC-Link Converters

Daifei Zhang ¹, Member, IEEE, Michael Leibl, Jonas Mühlethaler ², Jonas Huber ³, Senior Member, IEEE, and Johann W. Kolar ⁴, Fellow, IEEE

Abstract—Three-phase power-factor-correction rectifiers (PFC) or motor drive inverters can be realized using two dual converter topologies featuring either a voltage dc-link (voltage source) or a current dc-link (current source). This article presents a generic comparison of the pre-filter differential-mode (DM) and common-mode (CM) electromagnetic interference (EMI) noise emissions of these two topologies (considering only the switching stage), which serve as indicators for the required EMI filter attenuation and, hence, EMI filter realization effort. In contrast to the voltage dc-link topology, the DM pre-filter noise of the current dc-link topology is primarily attributed to the current pulses generated by its switching stage, resulting in high-frequency voltage drops across the 50- Ω measurement resistor employed in line-impedance stabilization networks (LISNs) as defined by, e.g., the CISPR 11 standard. Addressing this aspect, low-complexity analytical expressions for approximating the envelopes of the pre-filter DM and CM noise amplitude spectra are derived and experimentally verified using 400 V (line-to-line rms), 10 kW voltage and current dc-link ac/dc converter demonstrator systems. The DM pre-filter noise of current dc-link converters is lower than that of the voltage dc-link converters if the equivalent ac resistance the converter represents to the mains is higher than the LISN's 50- Ω measurement resistor. On the other hand, the current dc-link converter's CM pre-filter noise is, in typical cases, lower than the voltage dc-link converter's; current dc-link converters are thus an interesting choice for motor drive inverter applications.

Index Terms—Conducted CM and DM EMI, current dc-link converter, electromagnetic interference (EMI), voltage dc-link converter.

I. INTRODUCTION

TO ENSURE electromagnetic compatibility (EMC), all power electronic converter systems connected to the public low-voltage mains must comply with specific limits for

Manuscript received 8 December 2023; revised 11 April 2024 and 30 May 2024; accepted 29 June 2024. Date of publication 15 July 2024; date of current version 11 September 2024. Recommended for publication by Associate Editor H. Li. (Corresponding author: Daifei Zhang.)

Daifei Zhang, Jonas Huber, and Johann W. Kolar are with the Power Electronic Systems (PES) Laboratory, ETH Zurich, 8044 Zurich, Switzerland (e-mail: zhang@lem.ee.ethz.ch, cao@lem.ee.ethz.ch; huber@lem.ee.ethz.ch; kolar@lem.ee.ethz.ch).

Michael Leibl is with the Zünd Systemtechnik AG, 9450 St. Gallen, Switzerland (e-mail: michael.leibl@zund.com).

Jonas Mühlethaler is with the Institute of Electrical Engineering, Lucerne University of Applied Sciences (HSLU), 6048 Lucern, Switzerland (e-mail: jonas.muehlethaler@hslu.ch).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2024.3427826>.

Digital Object Identifier 10.1109/TPEL.2024.3427826

electromagnetic interference (EMI) noise emissions defined in standards such as CISPR 11 [1]. These limits are specified as a voltage across a 50- Ω measurement resistor R_m that is part of a line impedance stabilization network (LISN), see Fig. 1(a). The voltage limits are frequency-dependent (150 kHz–30 MHz today [1]; future extensions down to 2 kHz are in preparation [2]) and typically in the range of 0.2–10 mV (46–80 dB μ V). Power converters achieve compliance with EMI limits by employing one or more LC filter stages to attenuate the pre-filter noise generated by the switching stage [3], [4], [5], [6], [7], whereby separate filter stages for differential-mode (DM) and common-mode (CM) noise components are always implemented [8], [9], [10]. The required filter attenuation determines the EMI filter's size and losses. Thus, converter topologies with low pre-filter noise emission levels are preferred.

Three-phase (3- Φ) pulsewidth modulated (PWM) converters find a wide range of industrial applications, e.g., as EV chargers or PV inverters. There are two fundamental, dual converter topologies [11], [12]. For both, i.e., for voltage dc-link (voltage source) converters [13], [14] and current dc-link (current source) converters [15], [16], extensive research has been conducted on modeling the DM and CM EMI noise sources and designing the corresponding EMI filters, e.g., the required attenuation of the EMI filter is conventionally determined using circuit simulations [17], [18], [19]. Comparisons of DM and CM EMI filtering efforts between voltage and current dc-link converters have also been presented for several specific realizations [20], [21], [22], [23].

However, a generic comparison of the DM and CM EMI filter attenuation requirements for voltage and current dc-link converters is still missing. Such a generic comparison should be based on modeling the DM and CM noise sources using straightforward analytic expressions, whereas Raggl et al. [24] provided a suitable simplified modeling procedure for the DM emissions of single-phase voltage dc-link systems, a similar approach for 3- Φ systems remains absent.

The rest of this article is organized as follows. The method from [24] is first extended to model the pre-filter DM and CM noise emissions of 3- Φ voltage dc-link (see Section II) and current dc-link converters (see Section III). The resulting low-complexity analytic approximations of the DM and CM pre-filter noise emission amplitude spectra capture the characteristic dependencies on the mains voltage and output power level and/or




Fig. 1. (a) Power circuit of a two-level three-phase (3- Φ) voltage dc-link PFC rectifier (including an EMI filter stage where boost inductors are shown as the first filtering components) connected to the mains via a LISN. (b) The rectifier's switching stage can generate six active and two zero voltage SVs at the switching nodes; SVPWM is typically used to synthesize a desired local average voltage SV \vec{v}^* . (c) Combined DM and CM equivalent circuit where the switching stage is modeled by DM and CM voltage sources (both LF and HF); the HF DM and CM voltage sources represent the DM and CM pre-filter noise emissions.

dc-link voltage and dc-link current. Second, these analytical approximations facilitate a *generic* comparison of the DM and CM EMI filter attenuation requirements of voltage and current dc-link converters in Section IV. Depending on the equivalent ac resistance the converter represents to the mains in relation to the LISN measurement resistance, either voltage or current dc-link rectifiers result in lower pre-filter DM EMI noise emissions and, therefore, require less filter attenuation. On the other hand, the pre-filter CM noise emissions of current dc-link converters tend to be lower for most typical voltage and power levels, which is especially advantageous for motor drive inverter applications.¹ Finally, Section V concludes this article.

II. EMI PRE-FILTER NOISE EMISSION OF THREE-PHASE VOLTAGE DC-LINK POWER-FACTOR-CORRECTION (PFC) RECTIFIER SYSTEMS

The two-level 3- Φ voltage dc-link PFC rectifier [see Fig. 1(a)] is a widely used industry-standard solution due to its simplicity and reliability. Depending on the 3- Φ switching state, typically formed by three two-level bridge legs, a total of six active and two zero voltage space vectors (SVs) shown in Fig. 1(b) can be generated at the input of the switching stage. During each switching period, a local average voltage SV \vec{v}^* is generated,

¹For the sake of clarity, the article considers PFC rectifiers for the explanations. Nevertheless, the derived expressions for the DM and CM pre-filter noise emissions and the conclusions are also valid for the opposite power flow direction of, e.g., PV inverter or motor drive inverter systems.

corresponding to three local average values of the 3- Φ voltages. This is achieved by applying each adjacent voltage SV during its respective dwell time. Typically, the correct sequence and dwell times are obtained using SVPWM, which is further explained in Appendix A.

Furthermore, the pre-filter DM and CM EMI noise emissions can be modeled by replacing the switching stage with three voltage sources that represent the switch-node phase voltages with respect to the (virtual) midpoint o of the dc output, i.e., $v_{a'o}$, $v_{b'o}$, and $v_{c'o}$. These voltage sources can then be decomposed into dedicated voltage sources for low-frequency (LF) DM and CM components (e.g., the desired synthesized DM input voltage) as well as high-frequency (HF) DM and CM noise voltage sources [see Fig. 1(c)]. This facilitates a decoupled analysis of DM and CM pre-filter noise emissions and, ultimately, of the filter designs. Note that the direct connection of the dc-link midpoint to protective earth (PE) shown in Fig. 1(c) represents the worst case for CM noise. This worst case for CM noise emissions is ensured by shorting the parasitic capacitances, which would be in series with the LISN measurement resistors as voltage dividers, and by disconnecting the capacitances, which would be connected in parallel to the LISN measurement resistors as current shunts. Both effects would result in reduced CM noise emissions.²

Taking phase a of the analyzed two-level 3- Φ voltage dc-Link PFC rectifier as an example, the DM and CM voltage sources are expressed as [13], [14]:

$$v_{DM} = v_{DM,LF} + v_{DM,HF} = v_{a'o} - v_{CM} \quad (1)$$

$$v_{CM} = v_{CM,LF} + v_{CM,HF} = 1/3 \cdot (v_{a'o} + v_{b'o} + v_{c'o}). \quad (2)$$

Fig. 2 shows simulated key waveforms of these LF and HF DM and CM voltages.

A. Analytical DM and CM pre-filter Noise Envelopes

Aiming for a generic comparison of the pre-filter noise emissions of voltage and current dc-link converters, low-complexity expressions that characterize the respective noise spectra are needed. Raggl et al. [24] proposed a method for estimating the DM noise by concentrating the entire DM HF noise energy (i.e., the total HF rms noise voltage) in a single harmonic at the switching frequency, f_{sw} , and then assuming an envelope with a decay of -20 dB/dec for $f > f_{sw}$, (see Fig. 3), whereas Raggl et al. [24] found adequate accuracy when predicting DM quasi-peak (QP) emissions, we show a very good match between the simplified envelope and the amplitude spectra of the pre-filter DM and CM noise for voltage dc-link converters and, later, current dc-link converters (see Section III); this, in any case, is sufficient for the intended comparative analysis of the DM and CM pre-filter noise emissions generated by voltage and current dc-link systems.

²The parasitic capacitances (transistors' drain tabs to the heat sink, dc bus rails to housings, etc.) at the dc rails p and n are shorted; otherwise, these parasitic capacitors and the LISN measurement resistors would form a frequency-dependent voltage divider and result in reduced CM noise emissions. Also, the parasitic capacitances (transistors' drain tabs to the heat sink) at the AC terminals a' , b' , and c' are assumed to be open-circuit to eliminate possible frequency-dependent current shunt paths.




Fig. 2. Simulated key waveforms (with a zoomed view over one switching period) of the two-level 3- Φ voltage dc-link PFC rectifier [see Fig. 1(a)] operating with a 400 V (line-to-line rms) mains, 800 V dc-link and/or output voltage, and 10 kW output power using the standard SVPWM. Taking phase a as an example, (a) shows the switching stage phase voltage $v_{a'o}$, which can be decomposed into (b) DM and (e) CM components. Furthermore, (c) and (f) show the DM and CM HF noise voltages (i.e., the pre-filter DM and CM noise emissions). Note that a typical symmetric switching sequence, i.e., mirrored with respect to the center of a switching period or the switching state [111] in the selected sector, is applied, and only the first half over one switching period is shown on top.




Fig. 3. (a) Typical rms spectrum of a switched voltage waveform including an LF fundamental component (frequency f_m) $V_{LF,rms}$ and HF harmonics $V_{HF,rms}$ at integer multiples of the switching frequency (side bands). (b) Simplified noise estimation method presented in [24] for single-phase converters: all HF rms noise energy is concentrated in a lumped/single harmonic $V_{HF,rms}$ at the switching frequency f_{sw} and an envelope with a slope of -20 dB/dec is used for estimating noise levels for $f > f_{sw}$.

The simplified analytical DM and CM noise envelopes are based on the rms values of the HF DM and CM noise voltages [see $v_{DM,HF}$ and $v_{CM,HF}$ in Fig. 2(c) and (f)]. Therefore, analytic expressions are derived in the following. Again, taking phase a as an example, $v_{a'o}$ [see Fig. 2(a)] is a rectangular switched voltage attaining the two levels $+V_{DC}/2$ and $-V_{DC}/2$; thus

$$V_{a'o,rms} = \frac{V_{DC}}{2} \quad (3)$$

which is independent of the modulation scheme and the modulation index. Out of the switched voltage $v_{a'o}$, an LF (i.e., fundamental frequency of 50 Hz or 60 Hz for a PFC rectifier) DM sinusoidal phase voltage $v_{DM,LF}$ [see Fig. 2(b)] is generated to interface the 3- Φ mains with a rms value of

$$V_{DM,LF,rms} = V_{a,rms} = \frac{M_{VDC}}{2\sqrt{2}} \cdot V_{DC} \quad (4)$$

where the modulation index is defined as $M_{VDC} = 2V_{ph,pt}/V_{DC}$.

Due to symmetry, one 60° -sector of a mains period (specifically, the sector where $v_a > v_b > v_c$) is selected to quantify the rms value of the generated CM voltage v_{CM} . One switching period consists of two active switching states, i.e., [100] and [110], and two zero switching states, i.e., [000] and [111].³ Note that active states and zero states result in different CM voltage levels, i.e., $\pm V_{DC}/6$ for active states and $\pm V_{DC}/2$ for zero states. Thus, the rms CM voltage of one switching period $v_{CM,rms}(\varphi)$ at the mains angle φ is

$$v_{CM,rms}(\varphi) = \sqrt{(\delta_{100} + \delta_{110}) \cdot \frac{V_{DC}^2}{6^2} + (\delta_{111} + \delta_{000}) \cdot \frac{V_{DC}^2}{2^2}} \quad (5)$$

where δ_{xxx} denotes the dwell time of the active or the zero switching states and varies with the mains angle φ . Finally, the rms CM voltage over one 60° -sector (equals the rms CM voltage over the entire mains period) $V_{CM,rms}$ is calculated as

$$\begin{aligned} V_{CM,rms} &= \sqrt{\frac{6}{2\pi} \int_0^{\frac{2\pi}{6}} v_{CM,rms}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{1}{4} - \frac{\sqrt{3}M_{VDC}}{3\pi}} \cdot V_{DC} \end{aligned} \quad (6)$$

with a detailed derivation in Appendix A.

Then, subtracting the CM and LF DM components from $v_{a'o}$ leads to the HF DM noise voltage $v_{DM,HF}$ [see Fig. 2(c)] according to (1), and thus the HF DM rms noise voltage is

$$\begin{aligned} V_{DM,HF,rms} &= \sqrt{V_{a'o,rms}^2 - v_{DM,LF,rms}^2 - V_{CM,rms}^2} \\ &= \sqrt{\frac{\sqrt{3}M_{VDC}}{3\pi} - \frac{M_{VDC}^2}{8}} \cdot V_{DC}. \end{aligned} \quad (7)$$

Similarly, the HF CM noise voltage $v_{CM,HF,rms}$ [see Fig. 2(f)] is obtained by subtracting the LF CM noise $v_{CM,LF}$ from the

³The switching state of the two-level 3- Φ voltage dc-link PFC rectifier is expressed by the states of three bridge legs, e.g., [100], indicating that the high-side switch $T_{a,h}$ for phase-a and the low-side switches $T_{b,l}$ and $T_{c,l}$ for phase-b and phase-c are ON.




Fig. 4. (a) Analytical rms CM and DM voltages (both LF and HF components) of a two-level 3- Φ voltage dc-link PFC rectifier operating with varying modulation indices M_{VDC} while maintaining a constant dc-link voltage of V_{DC} to interface with different 3- Φ mains voltages. (b) Breakdowns of the total squared rms voltage generated by the switching stage, i.e., noise partition variation between CM and DM components, with changing M_{VDC} . Note that the peak HF DM rms voltage at $M_{VDC} = 4/(\sqrt{3}\pi) = 0.74$ (solid red line). Also, note that $V_{CM,LF,rms}^2$ is too small to get noticed in (b).

total CM noise voltage v_{CM} . The rms value of the LF CM noise voltage can be calculated as

$$\begin{aligned} V_{CM,LF,rms} &= \sqrt{\frac{6}{2\pi} \int_0^{\frac{2\pi}{6}} v_{CM,LF}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{1}{32} - \frac{3\sqrt{3}}{56\pi}} \cdot M_{VDC} \cdot V_{DC} \end{aligned} \quad (8)$$

(see Appendix A for a detailed derivation), where the standard SVPWM injects

$$v_{CM,LF}(\varphi) = \frac{1}{2} \cdot v_b(\varphi) \quad (9)$$

in the selected 60°-sector ($v_a > v_b > v_c$). Then, the rms value of the HF CM noise voltage is

$$\begin{aligned} V_{CM,HF,rms} &= \sqrt{V_{CM,rms}^2 - V_{CM,LF,rms}^2} \\ &= \sqrt{\frac{1}{4} - \frac{\sqrt{3}M_{VDC}}{3\pi} - \left(\frac{1}{32} - \frac{3\sqrt{3}}{56\pi}\right) M_{VDC}^2} \cdot V_{DC}. \end{aligned} \quad (10)$$

Fig. 4(a) depicts the calculated rms CM and DM voltages (both LF and HF components) of a two-level 3- Φ voltage dc-link PFC rectifier operating with varying modulation indices M_{VDC} , while maintaining a constant dc-link voltage of V_{DC} to interface with different 3- Φ mains voltages. The total squared rms voltage generated by the switching stage consistently equals $V_{DC}^2/4$, irrespective of the modulation index M_{VDC} . The variation in the noise partition between CM and DM components, which changes with different M_{VDC} , is of great interest, and is further explained by considering the total squared rms voltage and its breakdown in Fig. 4(b).

With an increase in M_{VDC} , the dwell times of zero switching states decrease linearly, and the dwell times of active switching states increase linearly. It is noteworthy that the CM voltages




Fig. 5. Measured switch-node voltages $v_{a'o}$, $v_{b'o}$, and $v_{c'o}$, and CM voltage v_{CM} when operating the 3- Φ two-level voltage dc-link hardware demonstrator from [25] at a 400 V mains with standard SVPWM, an output voltage of 800 V, an output power of 10 kW, and a switching frequency of 100 kHz; the LF voltage components are indicated [see also Fig. 2(a) and (e)]. The key specifications of this hardware demonstrator are listed in Table I.

generated by the zero switching states consistently surpass those of the active switching states, i.e., $\pm V_{DC}/6$ for active states and $\pm V_{DC}/2$ for zero states. Consequently, (6) indicates a linear reduction in the total (including HF and LF) squared rms CM voltages $V_{CM,rms}^2$ and, thus, a linear increase in the total squared rms DM voltages $V_{DM,rms}^2$. The LF CM voltage $V_{CM,LF,rms}$, i.e., proportional to M_{VDC} [see (8)], results in a monotonic decrease in the CM pre-filter noise $V_{CM,HF,rms}$ with an increasing M_{VDC} .

The total squared DM voltage $V_{DM,rms}^2$ shows a linear increase with M_{VDC} , and $V_{DM,LF,rms}^2$ experiences a quadratic growth [see (4)]. This leads to $V_{DM,HF,rms}^2$ taking the form of a downward-opening parabola, peaking at $M_{VDC} = 4/(\sqrt{3}\pi) = 0.74$. Importantly, this outcome remains independent of V_{DC} and can be computed using (7).

Finally, the analytical envelopes for the DM and CM pre-filter voltage spectra at frequencies $f \geq f_{sw}$ are expressed as

$$V_{DM,VDC}(f) = V_{DM,HF,rms}(V_{DC}, M_{VDC}) \cdot f_{sw}/f \quad (11)$$

$$V_{CM,VDC}(f) = V_{CM,HF,rms}(V_{DC}, M_{VDC}) \cdot f_{sw}/f \quad (12)$$

where the expressions for the HF rms values obtained in (7) and (10) are used, respectively.

B. Experimental Verification

The spectra of the DM and CM pre-filter noise voltages, $v_{DM,HF}$ and $v_{CM,HF}$, are then experimentally quantified by post-processing the measured $v_{a'o}$, $v_{b'o}$, and $v_{c'o}$ of a two-level voltage dc-link hardware demonstrator (see Fig. 5) using (1) and (2), and for several operating points with different dc-link voltages and hence different modulation indices. The key specifications of this hardware demonstrator are listed in Table I. Fig. 6 shows the amplitude spectra of the measured $v_{DM,HF}$ and $v_{CM,HF}$ and compares them against the analytical envelopes from (11) and (12), respectively. Excellent agreement between the calculated envelopes and the measured amplitude spectra can be observed for the common modulation index range of $M_{VDC} = 0.8$ to $M_{VDC} = 1.0$.

Generic characteristics of the voltage dc-link rectifier's DM and CM pre-filter noise emissions can be summarized based on the derived analytical envelopes.




Fig. 6. DM (top row) and CM (bottom row) pre-filter noise amplitude spectra (the black solid lines indicate the envelopes of the measured spectra) extracted from measurements (see Fig. 5) of a 10 kW two-level 3- Φ voltage dc-link PFC rectifier interfacing a 400 V mains using different dc-link voltages V_{DC} (different modulation indices M_{VDC}) and a switching frequency of $f_{sw} = 100$ kHz. The dashed envelopes are obtained with the low-complexity analytical expressions (11) for DM and (12) for CM, and are grouped by colors according to the respective operating points; the envelopes corresponding to the respective other three operating points are shown in gray for reference.

TABLE I
SYSTEM SPECIFICATIONS THE 3- Φ TWO-LEVEL VOLTAGE DC-LINK
HARDWARE DEMONSTRATOR FROM [25]

Description		Value
V_{in}	Rms input mains volt.	400 V
V_{DC}	DC output volt. range	650 V ... 800 V
I_{DC}	DC output current	15.4 A ... 12.5 A
M_{VDC}	Modulation index	1.0 ... 0.81
P_{out}	Output power	10 kW
f_{sw}	Switching frequency	100 kHz

- 1) The DM envelopes $V_{DM,VDC}(f)$ indicate that the DM noise emission level depends solely on the switched voltage, i.e., the dc-link voltage V_{DC} (or, equivalently, the 3- Φ input voltage $V_{ph,pk}$) and the modulation index M_{VDC} but not the output power. Since PFC rectifiers typically operate with high modulation indices within a relatively narrow range, the impact of M_{VDC} is limited, which can be clearly observed in Fig. 6.
- 2) The CM envelopes $V_{CM,VDC}(f)$ reveal that the CM noise emission level is again determined by the dc-link voltage V_{DC} (or, equivalently, the 3- Φ input voltage $V_{ph,pk}$) and the modulation index M_{VDC} .
- 3) As both DM and CM mode pre-filter noise emissions are dc-link voltage-dependent but largely independent of the power level, the total EMI noise emission, i.e., the voltage ultimately measured across the LISN resistance R_m , is also largely independent of the output power.

III. EMI PRE-FILTER NOISE EMISSION OF THREE-PHASE CURRENT DC-LINK PFC RECTIFIER SYSTEMS

3- Φ buck-type current dc-link PFC rectifiers [see Fig. 7(a)] offer the advantage of requiring a reduced number of main magnetic components, specifically just one dc-link inductor, as opposed to three inductors on the ac side for voltage dc-link converters [see Fig. 1(a)]. This allows for more compact hardware realization and less labor-intensive manufacturing [16]. In addition, the 3- Φ current dc-link converter inherently generates continuous sinusoidal 3- Φ voltages, making it an attractive solution for motor inverters [20], [21], [22], [26].

In contrast to voltage dc-link converters, current dc-link converters typically feature a constant dc-link current. The switching stage consists of an upper and a lower commutation cell, each consisting of three switches with bipolar voltage-blocking capability, and ac-side commutation capacitors. Each commutation cell can route the constant dc-link current to one of the three phase terminals, resulting in the six active and three zero/freewheeling switching states shown in Fig. 7(b). Note that these switching states correspond to current SVs: the desired 3- Φ sinusoidal input currents are generated by using current dc-link SVPWM to synthesize the desired input current SV i^* , i.e., the dc-link current is essentially distributed to the three phases using PWM, which is further explained in Appendix B.

The DM and CM equivalent circuits of the switching stage are then shown in Fig. 7(c). Taking phase a as an example, the DM behavior of the current dc-link rectifier can be modeled by the switched current pulses i'_a , which can further be decomposed into the contributions from the upper i'_{ap} and the lower i'_{an} commutation cells. Then, the pre-filter DM EMI noise can be quantified by the voltage that appears across the LISN measurement resistor




Fig. 7. (a) Power circuit of a 3- Φ buck-type current dc-link PFC rectifier (including an EMI filter stage where AC-side filter/commutation capacitors are shown as the first filtering components) connected to the mains via a LISN. (b) The rectifier's switching stage can generate six active and two zero current SVs at the switching nodes; the switching states are defined by the turned-on transistors of the high-side and low-side commutation cells as, for example, [AC], which indicates that the dc-link current flows through $T_{a,h}$ and returns through $T_{c,l}$, respectively. SVPWM is typically used to synthesize a desired local average input current SV \vec{i}^* . (c) DM and CM equivalent circuits where the switching stage is modeled as LF and HF current sources for DM and as LF and HF voltage sources for CM; the HF DM current sources and CM voltage sources represent the respective pre-filter noise emissions.

R_m as a consequence of the HF components of i'_a flowing through it (note that the LISN's decoupling capacitor prevents the LF components of i'_a from flowing through R_m), i.e.,

$$v_{DM,HF} = i'_{a,HF} \cdot R_m = (i'_{ap,HF} + i'_{an,HF}) \cdot R_m. \quad (13)$$

The CM voltage of the 3- Φ current dc-link PFC rectifier can be obtained from the two switch-node voltages (v_{nk} and v_{pk}) as shown in Fig. 7(c)

$$v_{CM} = 1/2 \cdot (v_{no} + v_{po}) = 1/2 \cdot (v_{nk} + v_{pk}) \quad (14)$$

considering that the 3- Φ filter capacitor voltages are nearly equal to the 3- Φ mains voltages and the artificial neutral point (start point of filter capacitor) k can be assumed at the potential o . Note again that the worst case for the CM noise measurement is assumed by connecting the negative output terminal to PE, and, neglecting the impedance of the dc output capacitor at HF, implicitly also the positive terminal. Furthermore, considering the DM dc-link inductance L_{DC} is provided by two windings arranged on a single magnetic core with nearly ideal inverse coupling, only the leakage inductance L_{Σ} contributes to the




Fig. 8. Simulated key waveforms (with a zoomed view over one switching period) of the 3- Φ current dc-link PFC rectifier [see Fig. 7(a)] operating with reduced CM SVPWM from a 400 V (line-to-line rms) mains with 400 V DC output voltage, 10 kW output power, and a dc-link current of 25 A. Taking phase a as an example, (a) shows the total DM input current i'_a , and (b) its HF component $i'_{DM,HF}$; (c) shows the total CM noise voltage v_{CM} and (d) its HF component $v_{CM,HF}$, i.e., (b) and (d) indicate the pre-filter DM and CM noise emissions.

dc-link CM impedance, which is very low and, thus, can be neglected such that the CM noise source is directly connected to the LISN. Similar to modeling the voltage dc-link converter, this worst case for CM noise emissions is ensured by shorting the parasitic capacitances, which would be in series with the LISN measurement resistors as voltage dividers, and by disconnecting the capacitances, which would be connected in parallel to the LISN measurement resistors as current shunts. Both effects would result in reduced CM noise emissions. Fig. 8 shows simulated key waveforms of the LF and HF DM currents and CM voltages.

A. Analytical DM and CM pre-filter Noise Envelopes

The same approach as used in [24] and introduced above in Section II-A is now applied to the current dc-link converter. Using phase a as an example, the switching stage input current i'_a [see Fig. 8(a)] is a switched current waveform attaining the values $+I_{DC}$, 0 (during the zero switching state [aa] for phase a), and $-I_{DC}$, i.e., three current values and not only two voltage values as was the case for the voltage dc-link system above. Thus, the total DM rms current value has to be calculated considering quarter-wave symmetry within one mains period as

$$\begin{aligned} I_{DM,rms} = i'_{a,rms} &= \sqrt{\frac{2}{\pi} \int_0^{\frac{\pi}{2}} [d_a(\varphi) \cdot I_{DC}]^2 d\varphi} \\ &= \sqrt{\frac{2M_{CDC}}{\pi}} \cdot I_{DC} \end{aligned} \quad (15)$$




Fig. 9. (a) Analytical HF and LF DM rms currents of a 3- Φ current dc-link PFC rectifier interfacing a 400 V mains with varying modulation indices M_{CDC} while maintaining a constant dc-link current of I_{DC} to supply different DC output voltages. (b) Breakdowns of the total squared rms DM currents generated by the switching stage, i.e., the LF and HF components with different modulation indices M_{CDC} . Note that a maximum HF DM rms current is observed when $M_{\text{CDC}} = 2/\pi = 0.64$ (solid red line).

where $M_{\text{CDC}} = I_{\text{ph,pk}}/I_{\text{DC}}$ is the modulation index and $d_a = |i_a|/I_{\text{DC}}$ is the duty cycle of phase a , which is independent of the modulation scheme (i.e., the switching state sequence and the selection of the zero states, see below), and a detailed derivation is provided in Appendix B. Then, excluding the fundamental component, i.e., the desired phase current i_a from i_{DM} results in the HF DM rms current [see Fig. 8(b)]

$$\begin{aligned} I_{\text{DM,HF,rms}} &= \sqrt{I_{\text{DM,rms}}^2 - i_{a,\text{rms}}^2} \\ &= \sqrt{\frac{2M_{\text{CDC}}}{\pi} - \frac{M_{\text{CDC}}^2}{2}} \cdot I_{\text{DC}}. \end{aligned} \quad (16)$$

Fig. 9 illustrates the analytical, i.e., using (15) and (16), LF and HF rms DM currents of a 3- Φ current dc-link PFC rectifier interfacing a 400 V mains with varying modulation indices M_{CDC} while maintaining a constant dc-link current I_{DC} to supply different dc output voltages. An increase in M_{CDC} leads to reduced dwell times of zero switching states and, consequently, an increase in the total DM noise $I_{\text{DM,rms}}^2$ generated by the switching stage. This was not the case in the aforementioned voltage dc-link converter, where the total noise source generated by the switching stage consistently equals $V_{\text{bc}}^2/4$ [see Fig. 4(b)]. $I_{\text{DM,rms}}^2$ is linearly proportional to M_{CDC} , reaching its maximum value of $I_{\text{DM},0} = \sqrt{2/\pi}I_{\text{DC}}$ at $M_{\text{CDC}} = 1$ [see (15)]. However, its LF component $I_{\text{DM,LF,rms}}^2$ is quadratically proportional to M_{CDC} [see (16)]. This results in $I_{\text{DM,HF,rms}}^2$ obtaining the shape of a downward-opening parabola, attaining its maximum at $M_{\text{CDC}} = 2/\pi = 0.64$.

The CM noise emission of the calculated 3- Φ current dc-link rectifier depends on the applied switching states, i.e., on the specific SVPWM method employed. A 30°-sector of one mains period [$v_a > v_b > 0 > v_c$, see Fig. 7(b)] is selected where the switching states [bb], [bc], and [ac] are used according to the implemented SVPWM with reduced CM [16], [27]. The rms CM voltage of one switching period $v_{\text{CM,rms}}(\varphi)$ at a mains angle

φ is first calculated as

$$v_{\text{CM,rms}}(\varphi) = \sqrt{\delta_{\text{ac}} \cdot v_{\text{CM,ac}}^2 + \delta_{\text{bc}} \cdot v_{\text{CM,bc}}^2 + \delta_{\text{bb}} \cdot v_{\text{CM,bb}}^2} \quad (17)$$

where, e.g., δ_{ac} is the dwell time of the switching state [ac] with the CM voltage of $v_{\text{CM,ac}} = (v_a + v_c)/2$; v_a and v_c denote the phase voltages of the phases a and c , respectively.⁴ Then, the total CM noise emission $V_{\text{CM,rms}}$ [see Fig. 8(c)] can be obtained by integrating the local average value (rms CM voltage of one switching period) over the selected 30°-sector

$$\begin{aligned} V_{\text{CM,rms}} &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} v_{\text{CM,rms}}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{8\sqrt{3}-15}{8\pi} M_{\text{CDC}} + \frac{2\pi-3\sqrt{3}}{4\pi}} \cdot V_{\text{ph,pk}} \end{aligned} \quad (18)$$

with a detailed derivation provided in Appendix B.

Furthermore, the rms value of the LF CM voltage is calculated by first defining the local average (not rms) CM voltage $v_{\text{CM,LF}}(\varphi)$ as

$$v_{\text{CM,LF}}(\varphi) = \delta_{\text{ac}} \cdot v_{\text{CM,ac}} + \delta_{\text{bc}} \cdot v_{\text{CM,bc}} + \delta_{\text{bb}} \cdot v_{\text{CM,bb}} \quad (19)$$

with a detailed derivation provided in Appendix B. Then, the rms value of LF CM voltage over the selected 30°-sector (same as over one mains period) becomes

$$\begin{aligned} V_{\text{CM,LF,rms}} &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} v_{\text{CM,LF}}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{2\pi-3\sqrt{3}}{4\pi} - \frac{\sqrt{3}}{2\pi} M_{\text{CDC}} + \frac{12\pi-9\sqrt{3}}{32\pi} M_{\text{CDC}}^2} \cdot V_{\text{ph,pk}}. \end{aligned} \quad (20)$$

Subtracting the LF CM voltage $v_{\text{CM,LF}}$ from the total CM voltage v_{CM} results in the HF CM noise rms voltage

$$\begin{aligned} V_{\text{CM,HF,rms}} &= \sqrt{V_{\text{CM,rms}}^2 - V_{\text{CM,LF,rms}}^2} \\ &= \sqrt{\frac{12\sqrt{3}-15}{8\pi} M_{\text{CDC}} + \frac{9\sqrt{3}-12\pi}{32\pi} M_{\text{CDC}}^2} \cdot V_{\text{ph,pk}}. \end{aligned} \quad (21)$$

Fig. 10 illustrates the analytical LF and HF rms CM voltages of a 3- Φ current dc-link PFC rectifier interfacing a 400 V mains with varying modulation indices M_{CDC} , while maintaining a constant dc-link current to supply different dc output voltages. The total CM noise $V_{\text{CM,rms}}^2$ generated by the switching stage varies with the modulation indices M_{CDC} since shortened dwell times of zero switching states are needed as M_{CDC} increases; and, for the PFC operation, zero switching states contributes to larger CM noise [see Fig. 8(c)].

Furthermore, in PFC operation, active and zero switching states generate CM voltages with opposite signs (see Appendix B). This results in a curve of $V_{\text{CM,LF,rms}}$ exhibiting a

⁴In the switching state [ac], the lower switch node n is connected to phase c and the upper switch node p is connected to phase a ; hence, $v_{\text{nk}} = v_c$ and $v_{\text{pk}} = v_a$ in (14).




Fig. 10. (a) Analytical HF and LF CM rms voltages considering 3- Φ current dc-link PFC rectifier interfacing a 400 V mains with different modulation indices M_{CDC} and a constant dc-link current of I_{DC} to supply different DC output voltages. (b) illustrates the squared rms CM voltage and its breakdown into LF and HF components with different modulation indices M_{CDC} . Note that a maximum HF CM rms voltage is observed when $M_{CDC} = (8\sqrt{3}-10)/(4\pi-3\sqrt{3}) = 0.52$ (solid red line) and a minimum LF CM rms voltage is attained when $M_{CDC} = 8\sqrt{3}/(12\pi-9\sqrt{3}) = 0.63$ (dashed red line).

turning point, i.e., $M_{CDC} = 8\sqrt{3}/(12\pi-9\sqrt{3}) = 0.63$ (dashed vertical line), where it transitions from a descending to an ascending slope (see Fig. 10). In the range of $M_{CDC} < 0.63$, CM voltages of zero switching states dominate, such that an increased M_{CDC} results in shorter dwell times of zero switching state and reduced $V_{CM,LF,rms}$. When $M_{CDC} > 0.63$, active switching states become dominant, causing an increase in $V_{CM,LF,rms}$ with M_{CDC} . Consequently, the HF pre-filter CM voltage $V_{CM,HF,rms}$ obtains a convex shape with a maximum value at $M_{CDC} = (8\sqrt{3}-10)/(4\pi-3\sqrt{3}) = 0.52$ (solid red line) as shown in Fig. 10.

Finally, the analytical envelopes of the pre-filter DM and CM voltage spectra for frequencies $f \geq f_{sw}$ are

$$V_{DM,CDC}(f) = I_{DM,HF,rms}(I_{DC}, M_{CDC}) \cdot R_m \cdot f_{sw}/f \quad (22)$$

$$V_{CM,CDC}(f) = V_{CM,HF,rms}(V_{ph,pk}, M_{CDC}) \cdot f_{sw}/f \quad (23)$$

where the expressions for the HF rms values obtained in (16) and (21) are used, respectively; note further the multiplication with the LISN measurement resistor R_m in (22) as explained above in the context of (13).

B. Experimental Verification

The spectra of the DM and CM EMI noise voltages i_{DM} and v_{CM} are then experimentally quantified as shown in Fig. 11 using the hardware demonstrator of [16]. The key specifications of this hardware demonstrator are listed in Table II. Since the three ac-side filter capacitors are realized by several parallel film capacitors interconnected by copper planes in a printed circuit board, it is not possible to directly measure i'_a , i.e., the total phase- a input current of the switching stage. Instead, its two components [see Fig. 7(a)] contributed by the top (i'_{ap}) and the bottom (i'_{an}) commutation cells are individually measured by placing Rogowski coils (PEM CWT1BUM) around the drain legs of the transistor's TO-247 packages. These measured currents are then superimposed to obtain i'_a , and the DM pre-filter noise voltage $v_{DM,HF}$ follows from (13). The CM pre-filter noise




Fig. 11. Measurement results when operating the demonstrator from [16] at a 400 V mains with reduced CM SVPWM [27], an output voltage of 400 V, an output power of 10 kW, and a switching frequency of 100 kHz. In addition to the dc-link current, I_{DC} , the (filtered) input current of phase a, i_a , the switched transistor current i'_{ap} [see also Fig. 7(a)] and the voltage v_{nk} are shown. Similarly, the currents i'_{an} and the voltage v_{pk} are measured (not shown), which allows to calculate $v_{DM,HF}$ from (13) and v_{CM} from (14). Note a small phase shift between i_a and i'_{ap} due to the capacitive current flowing through the first-stage filter capacitors. The key specifications of this hardware demonstrator are listed in Table II.

TABLE II
SYSTEM SPECIFICATIONS THE 3- Φ BUCK-TYPE CURRENT DC-LINK PFC RECTIFIER HARDWARE DEMONSTRATOR FROM [16]

Description	Value
V_{in}	Rms input mains volt. 400 V
V_{DC}	DC output volt. range 300 V ... 450 V
I_{DC}	DC output current 25 A
M_{CDC}	Modulation index 0.61 ... 0.92
P_{out}	Output power 7.5 kW ... 10 kW
f_{sw}	Switching frequency 100 kHz

voltage $v_{CM,HF}$ is obtained according to (14) by measuring v_{nk} and v_{pk} . Fig. 12 shows the amplitude spectra of the experimentally obtained $v_{DM,HF}$ and $v_{CM,HF}$, and compares them against the analytical envelopes from (22) and (23), respectively. Again, excellent agreement between the analytical envelopes and the measured spectra can be observed.

Generic characteristics of the current dc-link rectifier regarding its DM and CM pre-filter noise emissions can be summarized based on the derived analytical envelopes.

- 1) The DM envelopes $V_{DM,CDC}$ clearly show that the DM noise emission level is proportional to the dc-link current I_{DC} and depends on the modulation index M_{CDC} , i.e., it is power-dependent for a given mains voltage level.
- 2) The CM envelopes $V_{CM,CDC}$ reveal that the CM noise emission level is proportional to the 3- Φ mains voltage $V_{ph,pk}$ and also depends on the modulation index M_{CDC} .
- 3) Note that the CM noise levels are far (in the order of 20 dB) below the DM noise levels (see Fig. 12). Thus, the total EMI noise emission, i.e., the voltage ultimately measured across the LISN resistance R_m , is dominated by the DM components, which are mostly dependent on the dc-link current and/or output power [16] but not on the mains voltage; note that the voltage dc-link rectifier shows opposite characteristics (see Section II-B).




Fig. 12. DM (top row) and CM (bottom row) pre-filter noise amplitude spectra (the black solid lines indicate the envelopes of the measured spectra) extracted from measurements (see Fig. 11) of a 10 kW 3- Φ current dc-link PFC rectifier interfacing a 400 V mains using reduced CM SVPWM at a switching frequency of 100 kHz to supply four different output power levels with the maximum dc-link current of 25 A (hardware limitation in [16]), i.e., different modulation indices M_{CDC} are applied. The dashed envelopes are obtained with the low-complexity analytical expressions (22) for DM and (23) for CM, and are grouped by colors according to the respective operating points; the envelopes corresponding to the respective other three operating points are shown in gray for reference.

IV. EMI NOISE EMISSIONS COMPARISON

As the derived analytical approximations for DM and CM pre-filter noise emissions of both voltage dc-link and current dc-link PFC rectifiers show a close match with measurements, they enable a straightforward and generic comparison of voltage dc-link and current dc-link converters regarding the pre-filter EMI noise emissions and, consequently regarding the required EMI filter attenuation.

The DM pre-filter noise level of the voltage dc-link PFC rectifier $V_{\text{DM,VDC}}(f)$ depends on the dc-link voltage V_{DC} , while the DM noise source level of the current dc-link PFC rectifier $V_{\text{DM,CDC}}(f)$ is proportional to the dc-link current I_{DC} . Considering typical modulation indices of $M_{\text{VDC}} = 1$ for the voltage dc-link PFC rectifier and of $M_{\text{CDC}} = 0.85$ for the current dc-link PFC rectifier,⁵ the HF DM rms voltage $V_{\text{DM,HF,rms}}$ of voltage dc-link PFC rectifier according to (7) is

$$V_{\text{DM,HF,rms}} = \sqrt{\frac{4\sqrt{3}}{3\pi M_{\text{VDC}}} - \frac{1}{2}} \cdot V_{\text{ph,pk}} \approx 0.5V_{\text{ph,pk}} \quad (24)$$

and the HF DM rms current $I_{\text{DM,HF,rms}}$ of current dc-link PFC rectifier according to (16) is

$$I_{\text{DM,HF,rms}} = \sqrt{\frac{2}{\pi M_{\text{CDC}}} - \frac{1}{2}} \cdot I_{\text{ph,pk}} \approx 0.5I_{\text{ph,pk}}. \quad (25)$$

Then, both rectifiers generate equal DM pre-filter noise emissions if the equivalent 3- Φ ac resistance the converter represents

⁵Note that the maximum modulation index without overmodulation equals $M_{\text{VDC,max}} = 2/\sqrt{3} = 1.15$ for voltage dc-link and $M_{\text{CDC,max}} = 1$ for current dc-link converter, i.e., a modulation reserve of about 15% is considered for both converters.

to the mains, i.e., $R_{\text{AC}} = V_{\text{ph,pk}}/I_{\text{ph,pk}}$, approximately equals the LISN measurement resistance R_{m}

$$\begin{aligned} V_{\text{DM,HF,rms}} &= I_{\text{DM,HF,rms}} \cdot R_{\text{m}} \\ \Rightarrow V_{\text{DM,HF,rms}}/I_{\text{DM,HF,rms}} &= R_{\text{m}} \end{aligned} \quad (26)$$

and considering (24) and (25), we have

$$V_{\text{DM,HF,rms}}/I_{\text{DM,HF,rms}} = V_{\text{ph,pk}}/I_{\text{ph,pk}} = R_{\text{AC}} \Rightarrow R_{\text{AC}} \approx R_{\text{m}}. \quad (27)$$

For higher equivalent ac resistances $R_{\text{AC}} > R_{\text{m}}$, i.e., lower mains current fundamentals at given mains voltage, the DM pre-filter noise emission of a current dc-link PFC rectifier is lower than that of a voltage dc-link PFC rectifier; whereas for lower ac equivalent resistance $R_{\text{AC}} < R_{\text{m}}$, i.e., higher mains current fundamentals at given mains voltage, the voltage dc-link PFC rectifier achieves lower DM pre-filter noise levels. Thus, Fig. 13 shows the ratio $V_{\text{DM,CDC}}/V_{\text{DM,VDC}}$ in dependence of the mains line-to-line rms voltage $V_{\text{ll,rms}}$ and the output power P_{out} , considering $R_{\text{m}} = 50 \Omega$. Generally, considering the required DM EMI filter attenuation (and hence size/effort), the voltage dc-link PFC rectifier is preferred for high-power applications at relatively low mains voltages; conversely, the current dc-link solution becomes more attractive for applications with higher mains voltages and/or lower power levels. Fig. 13 also highlights a few current dc-link and voltage dc-link systems discussed in the recent literature for various applications, e.g., for EV charger modules [16], [28], PV inverters [23], dc/ac motor inverters [20], and ac/ac motor drives [22]. These applications exhibit system requirements resulting in $R_{\text{AC}} \approx R_{\text{m}}$, i.e., similar DM pre-filter noise levels and hence similar EMI filter realization effort is expected for current dc-link and voltage dc-link




Fig. 13. Ratio of DM pre-filter noise levels of current dc-link and voltage dc-link converters in decibels, i.e., $20 \log_{10}(V_{DM,CDC}(f)/V_{DM,VDC}(f))$, in dependence of the mains line-to-line rms voltage $V_{ll,rms}$ and the output power P_{out} considering typical nominal modulation indices of $M_{VDC} = 1$ for voltage dc-link converters and of $M_{CDC} = 0.85$ for current dc-link converters.

solutions. This underscores the importance of comprehensive, multidimensional comparisons between the two converter types under such scenarios.

The CM pre-filter voltage noise levels of both, voltage and current dc-link converters depend on the mains voltage and the modulation index. Assuming again typical modulation indices of $M_{VDC} = 1$ for the voltage dc-link rectifier and of $M_{CDC} = 0.85$ for the current dc-link rectifier, the ratio of the CM noise levels when interfacing the same 3- Φ mains becomes

$$V_{CM,CDC}(f)/V_{CM,VDC}(f) = 37.7\% = -8.5 \text{ dB}. \quad (28)$$

This implies that the current dc-link topology, in typical cases,⁶ generates less CM EMI noise compared to the voltage dc-link topology. This observation is further supported by comparing the absolute values of the CM noise emission in Figs. 6 and 12.

Current dc-link converters, using the modulation scheme with reduced CM noise emissions (see Section III), generate relatively low CM pre-filter noise compared to voltage dc-link converters, which can be explained by their respective switched CM voltage noise sources: The CM voltage levels of a voltage dc-link converter are determined solely by the dc-link voltage level [see Fig. 2(e) for the CM voltage waveforms], i.e.,

$$\pm V_{dc}/2 = \pm 325 \text{ V}, \quad \text{and} \quad \pm V_{dc}/6 = \pm 108 \text{ V}$$

considering a typical modulation index $M_{VDC} = 1$ to interface a 400 V (line-to-line rms) mains with a dc-link voltage of 650 V. However, the CM voltage levels of a current dc-link converter are determined by the 3- Φ ac input voltages (see Appendix B). In the selected 30°-sector of one mains period [$v_a > v_b > 0 > v_c$, see Fig. 7(b)], the voltage levels

$$0 \text{ V} < v_{CM,[bb]} = v_b < V_{ph,pk}/2 = 163 \text{ V}$$

⁶Current dc-link converters typically operate using a modulation scheme that achieves a reduced CM voltage without sacrificing switching losses, a technique known as RCM SVPWM [27]. However, current dc-link converters using other modulation schemes, e.g., conventional SVPWM (see Appendix D), can potentially generate comparable CM pre-filter noise as voltage dc-link converters.




Fig. 14. Ratio of CM pre-filter noise levels of current dc-link and voltage dc-link motor drive inverters in decibels, i.e., $20 \log_{10}(V_{CM,CDC}(f)/V_{CM,VDC}(f))$ in dependence of line-to-line rms motor voltage $V_{ll,rms}$ and phase rms motor current $I_{ph,rms}$. The exemplary 10 kW motor drive system features a nominal motor voltage of 400V (line-to-line, rms) and nominal modulation indices of $M_{VDC} = 1$ and $M_{CDC} = 0.85$. Note that a nominal constant dc-link voltage of 650 V for the voltage dc-link system and a nominal constant dc-link current of 24 A for the current dc-link system are maintained during operation with reduced ac current or voltages.

$$-81 \text{ V} = -V_{ph,pk}/4 < v_{CM,[ac]} = (v_a + v_c)/2 < 0 \text{ V}$$

$$-140 \text{ V} = -\sqrt{3}V_{ph,pk}/4 < v_{CM,[bc]} = (v_b + v_c)/2 < -V_{ph,pk}/4 = -81 \text{ V}$$

are attained by the CM voltage [see Fig. 8(c) for the CM voltage waveforms]. Due to phase symmetry, a full mains period can be reconstructed by mirroring and/or inverting the selected 30°-sector. Therefore, analyzing only the 30°-sector is sufficient to represent the entire mains period without any loss of generality. Finally, in contrast to voltage dc-link converters, relatively low amplitudes of the CM (switched voltage) noise sources lead to low CM noise emissions of current dc-link converters.

CM noise levels are of particular interest in the context of motor drive systems, where CM currents might, for example, damage mechanical bearings [29], [30]. Therefore, Fig. 14 compares the pre-filter CM noise levels of voltage dc-link and current dc-link systems considering an exemplary 10 kW motor drive system with a nominal motor voltage of 400V (line-to-line, rms) and again assuming typical nominal modulation indices for the voltage dc-link converter $M_{VDC} = 1$ and the current dc-link converter $M_{CDC} = 0.85$. The figure covers the typical torque/speed (current/voltage) range of a permanent magnet synchronous motor operating with a near-unity power factor. It can be observed that the current dc-link topology generates lower CM pre-filter noise compared to the voltage dc-link topology for most operating points.

V. CONCLUSION

This article presents a generic comparison of three-phase voltage and current dc-link converters (rectifiers or inverters) with regard to DM and CM pre-filter EMI noise emissions. The comparison is enabled by simplified analytical models for the envelopes of the DM and CM pre-filter noise emission amplitude spectra, whose accuracy is confirmed by experimental verification with 10 kW, 400 V (line-to-line rms) current dc-link and voltage dc-link demonstrator systems. For DM, the current

TABLE III
SWITCHING STATES OF A TWO-LEVEL 3- Φ VOLTAGE DC-LINK PFC RECTIFIER
USING THE SVPWM

S	on-state	$v_{DM,a}$	$v_{DM,b}$	$v_{DM,c}$	v_{CM}
[000]	$T_{a,l} \ T_{b,l} \ T_{c,l}$	0 V	0 V	0 V	$-V_{DC}/2$
[111]	$T_{a,h} \ T_{b,h} \ T_{c,h}$	0 V	0 V	0 V	$+V_{DC}/2$
[100]	$T_{a,h} \ T_{b,l} \ T_{c,l}$	$+2V_{DC}/3$	$-V_{DC}/3$	$-V_{DC}/3$	$-V_{DC}/6$
[110]	$T_{a,h} \ T_{b,h} \ T_{c,l}$	$+V_{DC}/3$	$+V_{DC}/3$	$-2V_{DC}/3$	$+V_{DC}/6$
[010]	$T_{a,l} \ T_{b,h} \ T_{c,l}$	$-V_{DC}/3$	$+2V_{DC}/3$	$-V_{DC}/3$	$-V_{DC}/6$
[011]	$T_{a,l} \ T_{b,h} \ T_{c,h}$	$-2V_{DC}/3$	$+V_{DC}/3$	$+V_{DC}/3$	$+V_{DC}/6$
[001]	$T_{a,l} \ T_{b,l} \ T_{c,h}$	$-V_{DC}/3$	$-V_{DC}/3$	$+2V_{DC}/3$	$-V_{DC}/6$
[101]	$T_{a,h} \ T_{b,l} \ T_{c,h}$	$+V_{DC}/3$	$-2V_{DC}/3$	$+V_{DC}/3$	$+V_{DC}/6$

dc-link converter shows lower pre-filter noise emissions if the equivalent ac resistance it represents to the mains is higher than the LISN's 50- Ω measurement resistor, i.e., for lower power level and/or higher mains voltages. In contrast, the current dc-link converter features significantly lower CM pre-filter noise emissions, in typical cases, which makes it an interesting option for motor drive inverters.

APPENDIX A VOLTAGE DC-LINK SVPWM

In the following, first, the SVPWM of voltage dc-link converters [13], [14] is briefly described, including a detailed explanation of the switching sequence within the selected 60°-sector of one mains period [$v_a > v_b > v_c$, see Fig. 1(b)], along with the DM and CM noise voltages associated with each switching state. Subsequently, comprehensive derivations of (6) and (8) in Section II-A are also provided.

A. Voltage DC-Link SVPWM

The switching state of a two-level 3- Φ voltage dc-link PFC rectifier involves the 3- Φ switching states, typically formed by three two-level bridge legs. This results in a total of six active and two zero voltage SVs [see Fig. 1(b)]. As an example, the active switching state [100] denotes that the phase- a bridge leg connects to the high-side dc-link rail p by turning $T_{a,h}$ on and the other two phase (phase b and c) bridge legs connect to the low-side dc-link rail n by activating $T_{b,l}$ and $T_{c,l}$. When all three phase bridge legs are connected to the same side of the dc-link, e.g., to the high-side [111] or to the low-side [000], the zero switching state is applied. In these instances, there is no DM voltage, but a relatively large CM voltage is present, i.e., $|v_{CM}| = V_{DC}/2$ for zero switching states is larger than $|v_{CM}| = V_{DC}/6$ for active switching states. Table III lists the switching states for the analyzed two-level 3- Φ voltage dc-link PFC rectifier, and the DM and CM voltages can then be calculated according to (1) and (2).

To synthesize a desired 3- Φ voltage SV v^* , each switching period consists of two closest active switching states and two zero switching states. For illustration, a 60°-sector of one mains

period [$v_a > v_b > v_c$, see Fig. 1(b)] is considered as an example, and a typical symmetric switching sequence, mirrored with respect to the center of a switching period, is applied

$$[000] \rightarrow [100] \rightarrow [110] \rightarrow [111] \rightarrow [110] \rightarrow [100] \rightarrow [000]$$

with the generated DM voltage of phase a

$$0V \rightarrow 2V_{DC}/3 \rightarrow V_{DC}/3 \rightarrow 0V \rightarrow V_{DC}/3 \rightarrow 2V_{DC}/3 \rightarrow 0V$$

and the CM voltage

$$-V_{DC}/2 \rightarrow -V_{DC}/6 \rightarrow V_{DC}/6 \rightarrow V_{DC}/2 \rightarrow V_{DC}/6 \rightarrow -V_{DC}/6 \rightarrow -V_{DC}/2.$$

B. DM and CM Noise Source Derivation

The duty cycles of three-phase bridge legs at the mains angle φ are

$$\begin{aligned} d_a(\varphi) &= 1/2 + [v_a(\varphi) + v_{CM,LF}(\varphi)]/V_{DC} \\ d_b(\varphi) &= 1/2 + [v_b(\varphi) + v_{CM,LF}(\varphi)]/V_{DC} \\ d_c(\varphi) &= 1/2 + [v_c(\varphi) + v_{CM,LF}(\varphi)]/V_{DC} \end{aligned} \quad (A.1)$$

and in the considered 60°-sector of one mains period [$v_a > v_b > v_c$, see Fig. 1(b)], the LF CM injection voltage is

$$v_{CM,LF}(\varphi) = 1/2 \cdot v_b(\varphi) \quad (A.2)$$

if using the standard voltage dc-link SVPWM [13], [14]. Thus, the dwell times of switching states can be derived from the obtained duty cycles of bridge legs. [000] is the only switching state where low-side switch $T_{a,l}$ of phase a is turned on, over one switching period, and therefore,

$$\delta_{000}(\varphi) = 1 - d_a(\varphi). \quad (A.3)$$

The same philosophy is applied to another zero-switching state [111], which is the only state with the ON-state of $T_{c,h}$ over one switching period

$$\delta_{111}(\varphi) = d_c(\varphi). \quad (A.4)$$

Then, the duty cycle of phase- b bridge leg is applied to calculate the dwell times of the other two active switching states as

$$\begin{aligned} \delta_{110}(\varphi) &= d_b(\varphi) - d_c(\varphi) \\ \delta_{100}(\varphi) &= d_a(\varphi) - d_b(\varphi). \end{aligned} \quad (A.5)$$

Based on the obtained dwell times of each switching state, the total CM rms voltage value [see (6) in Section II-A] can be calculated in the considered 60°-sector of one mains period as

$$\begin{aligned} V_{CM,rms} &= \sqrt{\frac{6}{2\pi} \int_0^{\frac{2\pi}{6}} v_{CM,rms}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{6}{2\pi} \int_0^{\frac{2\pi}{6}} \left[(\delta_{100} + \delta_{110}) \cdot \frac{V_{DC}^2}{6^2} + (\delta_{111} + \delta_{000}) \cdot \frac{V_{DC}^2}{2^2} \right] d\varphi} \\ &= \sqrt{\frac{1}{4} - \frac{\sqrt{3}M_{VDC}}{3\pi}} \cdot V_{DC}. \end{aligned}$$

For (8) in Section II-A, the rms value of the LF CM noise voltage can be calculated in the considered 60°-sector of one

TABLE IV
SWITCHING STATES OF A 3- Φ CURRENT DC-LINK PFC RECTIFIER USING THE RCM SVPWM

S	on-state	i'_a	i'_b	i'_c	v_{pk}	v_{nk}	v_{CM}
[aa]	$T_{a,h}$ $T_{a,l}$	0 A	0 A	0 A	v_a	v_a	v_a
[bb]	$T_{b,h}$ $T_{b,l}$	0 A	0 A	0 A	v_b	v_b	v_b
[cc]	$T_{c,h}$ $T_{c,l}$	0 A	0 A	0 A	v_c	v_c	v_c
[ab]	$T_{a,h}$ $T_{b,l}$	$+I_{DC}$	$-I_{DC}$	0 A	v_a	v_b	$(v_a+v_b)/2$
[ba]	$T_{b,h}$ $T_{a,l}$	$-I_{DC}$	$+I_{DC}$	0 A	v_b	v_a	$(v_a+v_b)/2$
[bc]	$T_{b,h}$ $T_{c,l}$	0 A	$+I_{DC}$	$-I_{DC}$	v_b	v_c	$(v_b+v_c)/2$
[cb]	$T_{c,h}$ $T_{b,l}$	0 A	$-I_{DC}$	$+I_{DC}$	v_c	v_b	$(v_b+v_c)/2$
[ca]	$T_{c,h}$ $T_{a,l}$	$-I_{DC}$	0 A	$+I_{DC}$	v_c	v_a	$(v_a+v_c)/2$
[ac]	$T_{a,h}$ $T_{c,l}$	$+I_{DC}$	0 A	$-I_{DC}$	v_a	v_c	$(v_a+v_c)/2$

mains period as

$$\begin{aligned}
 V_{CM,LF,rms} &= \sqrt{\frac{6}{2\pi} \int_0^{\frac{2\pi}{6}} v_{CM,LF}^2(\varphi) d\varphi} \\
 &= \sqrt{\frac{6}{2\pi} \int_0^{\frac{2\pi}{6}} [1/2^2 \cdot v_b^2(\varphi)] d\varphi} \\
 &= \sqrt{\frac{1}{32} - \frac{3\sqrt{3}}{56\pi}} \cdot M_{VDC} \cdot V_{DC}
 \end{aligned}$$

APPENDIX B CURRENT DC-LINK SVPWM

In the following, first, the reduced CM (RCM) current dc-link SVPWM [27], [31] is briefly described, including a detailed explanation of the switching sequence within the selected 30°-sector of one mains period [$v_a > v_b > 0 > v_c$, see Fig. 7(b)], along with the DM and CM noise currents or voltages associated with each switching state. Subsequently, comprehensive derivations of (15), (18), and (20) in Section III-A are also provided.

A. RCM Current DC-Link SVPWM

The switching states of a current dc-link PFC rectifier can be categorized into active and zero (freewheeling) switching states, which are expressed by the turned-ON switches in the high-side and low-side commutation cells. The active switching state [ab] indicates the dc-link current I_{DC} closing its path through $T_{a,h}$ and $T_{b,l}$, resulting in $i'_a = +I_{DC}$ in phase a , $i'_c = -I_{DC}$ in phase c , and $i'_b = 0A$ in phase b . Equation (14) provides the CM voltage of the switching state [ab], i.e., $(v_a+v_b)/2$. Moreover, the zero switching state [aa] indicates the dc-link current closing its path through $T_{a,h}$ and $T_{a,l}$ resulting in zero DM currents in all three phases, but a CM voltage of v_a is injected. The switching states are summarized in Table IV, together with the information on phase DM currents and the generated CM noise voltages.

To synthesize a desired 3- Φ current SV i^* , each switching period consists of two closest active switching states and one

zero switching state. As an example, we consider a 30°-sector of one mains period [$v_a > v_b > 0 > v_c$, see Fig. 7(b)], where the active switching states [ac] and [bc] are used and the selection of the zero state ([aa] or [bb] or [cc]) provides a degree of freedom.

In this article, the zero state is determined by the phase with the minimum voltage, i.e., phase b in the analyzed sector. This modulation scheme is made to achieve a reduced CM voltage without sacrificing switching losses, a technique known as RCM SVPWM [27]. Importantly, this method also advantageously facilitates the integrated CM filter by ensuring a continuous LF CM voltage without any voltage step at the sector boundary. Thus, considering one switching period in the analyzed sector (see Fig. 8), the switching sequence is

$$[bb] \rightarrow [bc] \rightarrow [ac] \rightarrow [bc] \rightarrow [bb]$$

the DM current noise of phase a is

$$0A \rightarrow 0A \rightarrow I_{DC} \rightarrow 0A \rightarrow 0A$$

and the generated CM voltage is

$$v_b \rightarrow (v_b+v_c)/2 \rightarrow (v_a+v_c)/2 \rightarrow (v_b+v_c)/2 \rightarrow v_b.$$

Note that, for the PFC operation, CM voltages of the active switching states and the zero switching states have the opposite sign, e.g., in the selected sector where $v_a > v_b > 0 > v_c$

$$v_b > 0 > (v_a+v_c)/2 > (v_b+v_c)/2$$

is obtained. This explains the shape of $V_{CM,LF,rms}$ exhibiting a turning point, where it transitions from a descending to an ascending slope [see Fig. 10(a)].

B. DM and CM Noise Source Derivation

The 3- Φ duty cycles at the mains angle φ are

$$\begin{aligned}
 d_a(\varphi) &= |i_a(\varphi)|/I_{DC} = M_{CDC} \cdot |\cos(\varphi)| \\
 d_b(\varphi) &= |i_b(\varphi)|/I_{DC} = M_{CDC} \cdot |\cos(\varphi - 2/3\pi)| \\
 d_c(\varphi) &= |i_c(\varphi)|/I_{DC} = M_{CDC} \cdot |\cos(\varphi + 2/3\pi)| \quad (B.1)
 \end{aligned}$$

and in the selected 30°-sector of one mains period [$v_a > v_b > 0 > v_c$, see Fig. 7(b)], dwell time of three switching states are

$$\begin{aligned}
 \delta_{ac}(\varphi) &= d_a(\varphi) \\
 \delta_{bc}(\varphi) &= d_b(\varphi) \\
 \delta_{bb}(\varphi) &= 1 - d_a(\varphi) - d_b(\varphi). \quad (B.2)
 \end{aligned}$$

Based on the obtained dwell times of each switching state, the total DM rms current value [see (15) in Section III-A] can be calculated considering quarter-wave symmetry within one mains period as

$$\begin{aligned}
 I_{DM,rms} &= i'_{a,rms} = \sqrt{\frac{2}{\pi} \int_0^{\frac{\pi}{2}} [d_a(\varphi) \cdot I_{DC}^2] d\varphi} \\
 &= \sqrt{\frac{2}{\pi} M_{CDC}^2 \cdot I_{DC}^2 \cdot \int_0^{\frac{\pi}{2}} \cos(\varphi) d\varphi} \\
 &= \sqrt{\frac{2M_{CDC}}{\pi}} \cdot I_{DC}.
 \end{aligned}$$

For (18) in Section III-A, the total DM rms current value can be calculated over the selected 30° -sector as

$$\begin{aligned} V_{\text{CM,rms}} &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} v_{\text{CM,rms}}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} [\delta_{\text{ac}} \cdot \left(\frac{v_a + v_c}{2}\right)^2 + \delta_{\text{bc}} \cdot \left(\frac{v_b + v_c}{2}\right)^2 + \delta_{\text{bb}} \cdot v_b^2] d\varphi} \\ &= \sqrt{\frac{8\sqrt{3} - 15}{8\pi} M_{\text{CDC}} + \frac{2\pi - 3\sqrt{3}}{4\pi} \cdot V_{\text{ph,pk}}}. \end{aligned}$$

For (20) in Section III-A, the rms value of LF CM voltage over the selected 30° -sector (same as over one mains period) becomes

$$\begin{aligned} V_{\text{CM,LF,rms}} &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} v_{\text{CM,LF}}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} [\delta_{\text{ac}} \cdot \left(\frac{v_a + v_c}{2}\right) + \delta_{\text{bc}} \cdot \left(\frac{v_b + v_c}{2}\right) + \delta_{\text{bb}} \cdot v_b]^2 d\varphi} \\ &= \sqrt{\frac{2\pi - 3\sqrt{3}}{4\pi} - \frac{\sqrt{3}}{2\pi} M_{\text{CDC}} + \frac{12\pi - 9\sqrt{3}}{32\pi} M_{\text{CDC}}^2 \cdot V_{\text{ph,pk}}}. \end{aligned}$$

APPENDIX C

PRE-FILTER NOISE ENVELOPES OF OTHER VOLTAGE DC-LINK PWMs

This Appendix analyzes the applicability of the low-complexity analytical pre-filter noise envelopes from (11) for DM and (12) for CM noise emissions, which are derived in Section II-A, to the voltage dc-link converter modulated by PWM schemes other than the standard SVPWM. A discontinuous SVPWM (DPWM) is taken as an example, where the phase with the maximum absolute voltage is always clamped (i.e., the corresponding half-bridge is not switched during the corresponding interval), and, accordingly, either [111] or [000] is selected as the zero state within a given switching period. To synthesize a desired voltage SV v^* , the switching state sequence of each switching period is composed of the two closest active switching states and one zero switching state. For illustration, a 60° -sector of one mains period where phase c retains the minimum phase voltage is considered as an example, and a typical symmetric switching sequence, mirrored with respect to the center of a switching period, is applied

$$[000] \rightarrow [100] \rightarrow [110] \rightarrow [110] \rightarrow [100] \rightarrow [000].$$

In the selected sector, phase c bridge leg is always connected to the low-side dc rail n during one switching period, as only [000] (see Fig. 15, and not also [111] as in conventional SVPWM shown in Fig. 2) is applied as the zero state.

The analytical envelopes derived for the conventional SVPWM [see (7) and (10) in Section II-A] are first applied to estimate the amplitude spectra of the simulated $v_{\text{DM,HF}}$ and $v_{\text{CM,HF}}$ using the DPWM as shown in Fig. 16. Excellent agreement between the analytical envelopes and the simulated amplitude spectra can be observed for the exemplary modulation indices of $M_{\text{VDC}} = 0.8$ and $M_{\text{VDC}} = 1.0$. This can be explained with Fig. 4, where, regardless of M_{VDC} , $V_{\text{CM,LF,rms}}$ always contributes




Fig. 15. Simulated key waveforms (with a zoomed view over one switching period) of the two-level 3- Φ voltage dc-link PFC rectifier [see Fig. 1(a)] operating with a 400 V (line-to-line rms) mains, 800 V dc-link and/or output voltage, and 10 kW output power using discontinuous SVPWM (DPWM). Taking phase c as an example, (a) shows the switching stage phase voltage v_{c-o} , which can be decomposed into (b) DM and (c) CM components. Furthermore, (c) and (f) show the DM and CM HF noise voltages (i.e., the pre-filter DM and CM noise emissions). Note that the phase with the maximum absolute voltage, i.e., phase c in the selected sector, is clamped during the entire sector, which is achieved by a suitable LF CM injection $v_{\text{CM,LF}}$, and hence the corresponding bridge leg is not switching within the switching period (only the first half of one switching period is shown in the zoomed view due to the switching sequence symmetry).

a small part and $V_{\text{CM,LF,rms}}^2$ is even too small to get noticed. Therefore, without losing accuracy, the analytical envelopes from (7) and (10) can be directly applied to voltage dc-link converters modulated by other PWM schemes, i.e., with different injected LF CM voltages.

Furthermore, to highlight the generality of the modeling method proposed in [24] and utilized herein, the low-complexity analytical expressions for the pre-filter noise envelopes resulting for DPWM shown in Fig. 15 are specifically derived hereafter. Since the difference between the considered DPWM and the standard SVPWM only lies in the relative shares of two zero states ([000] and [111]), $V_{a'o,rms}$ in (3), $V_{\text{DM,LF,rms}}$ in (4), $V_{\text{CM,rms}}$ in (6), and $V_{\text{DM,HF,rms}}$ in (7) remain as derived in Section II-A. A CM voltage

$$v_{\text{CM,LF}}(\varphi) = -\frac{1}{2}V_{\text{DC}} - v_c(\varphi) \quad (\text{C.1})$$

is injected to ensure that phase c bridge leg is always connected to the low-side dc rail n in the selected sector, and thus

$$\begin{aligned} V_{\text{CM,LF,rms}} &= \sqrt{\frac{3}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{2}} v_{\text{CM,LF}}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{1}{4} - \frac{3}{2\pi} M_{\text{VDC}} + \frac{2\pi + 3\sqrt{3}}{16\pi} M_{\text{VDC}}^2 \cdot V_{\text{DC}}}. \end{aligned} \quad (\text{C.2})$$




Fig. 16. DM (top row) and CM (bottom row) pre-filter noise amplitude spectra (the black solid lines indicate the envelopes of the measured spectra) extracted from circuit simulations of a 10 kW two-level 3- Φ voltage dc-link PFC rectifier modulated by DPWM. The rectifier interfaces a 400 V mains using different dc-link voltages V_{DC} (different modulation indices M_{VDC}) and a switching frequency of $f_{sw} = 100$ kHz. The envelopes are obtained with the low-complexity analytical expressions (11) for DM and (12) for CM, respectively. Note that the dashed lines represent the analytical pre-filter noise envelopes derived in Section II-A, which are grouped by colors according to the respective operating points. As a comparison, the CM noise envelopes specifically derived for the DPWM in Appendix C are shown in red solid lines; the DM noise envelopes are identical for both PWM schemes.

Then, the rms value of the HF CM noise voltage is

$$\begin{aligned} V_{CM, HF, rms} &= \sqrt{V_{CM, rms}^2 - V_{CM, LF, rms}^2} \\ &= \sqrt{\frac{9 - 2\sqrt{3}}{6\pi} M_{VDC}^2 - \frac{3\sqrt{3} + 2\pi}{16\pi} M_{VDC}^2} \cdot V_{DC}. \end{aligned} \quad (C.3)$$

Fig. 16 shows the obtained envelopes (red solid lines) and compares them against the analytical envelopes using (10), resulting in a negligible difference.

APPENDIX D

PRE-FILTER NOISE ENVELOPES OF OTHER CURRENT DC-LINK PWMs

This Appendix analyzes the applicability of the derived low-complexity analytical pre-filter noise envelopes from (16) for DM and (21) for CM noise emissions to other current dc-link PWM schemes. The conventional current dc-link SVPWM is selected as a representative example, which generates the same DM but higher CM noise emissions compared to the reduced-CM (RCM) SVPWM considered in Section III-A.

To synthesize a desired current SV i^* , the switching state sequence of each switching period is composed of the two closest active switching states and one zero switching state. As an example, we consider a 30° -sector of one mains period [$v_a > v_b > 0 > v_c$, see Fig. 7(b)], where the same active switching states [ac] and [bc] are used as in the RCM SVPWM but the zero




Fig. 17. Simulated key waveforms (with a zoomed view over one switching period) of the 3- Φ current dc-link PFC rectifier [see Fig. 7(a)] operating with the conventional SVPWM, i.e., using the phase with the maximum absolute voltage as the zero state instead of the phase with the minimum absolute voltage in the RCM SPWM (see Fig. 8), from a 400 V (line-to-line rms) mains with 400 V DC output voltage, 10 kW output power, and a dc-link current of 25 A. Taking phase a as an example, (a) shows the total DM input current i_a and (b) its HF component $i_{DM, HF}$; (c) shows the total CM noise voltage v_{CM} and (d) its HF component $v_{CM, HF}$.

state [cc] instead of [bb] is selected in the conventional SVPWM. Thus, considering one switching period in the analyzed sector (see Fig. 7(b)), the switching sequence is

$$[cc] \rightarrow [bc] \rightarrow [ac] \rightarrow [bc] \rightarrow [cc].$$

The selection of the zero states has no impact on the total DM input current i_a and its HF component $i_{DM, HF}$ (cf. Figs. 8 and 17). Thus, $I_{DM, rms}$ in (15), and $I_{DM, HF, rms}$ in (16) derived in Section III-A can be directly applied, and the same holds for the DM pre-filter noise envelopes (see Fig. 18). For CM components, since the zero state is the main contributor to the CM noise emission in the current dc-link converter, the rms CM voltage of one switching period $v_{CM, rms}(\varphi)$ at a mains angle φ has to be recalculated as

$$v_{CM, rms}(\varphi) = \sqrt{\delta_{ac} \cdot v_{CM, ac}^2 + \delta_{bc} \cdot v_{CM, bc}^2 + \delta_{cc} \cdot v_{CM, cc}^2} \quad (D.1)$$

where δ_{cc} is the dwell time of the zero switching state [cc] with the CM voltage of $v_{CM, cc} = v_c$. Then, the total CM noise emission $V_{CM, rms}$ can be obtained by integrating the local average value (rms CM voltage of one switching period) over the selected 30° -sector

$$\begin{aligned} V_{CM, rms} &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} v_{CM, rms}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{2\pi + 3\sqrt{3}}{4\pi} - \frac{21}{8\pi}} M_{CDC} \cdot V_{ph, pk}. \end{aligned} \quad (D.2)$$

Furthermore, the rms value of the LF CM voltage is recalculated by first defining the local average (not rms) CM voltage




Fig. 18. DM (top row) and CM (bottom row) pre-filter noise amplitude spectra (the black solid lines indicate the envelopes of the measured spectra) extracted from circuit simulations of a 10 kW 3- Φ current dc-link PFC rectifier modulated by the conventional SVPWM. The rectifier interfaces a 400 V mains using a switching frequency of 100 kHz with different modulation indices M_{CDC} (i.e., different power levels). The envelopes (dashed) are obtained with the low-complexity analytical expressions (16) for DM and (21) for CM, respectively as derived in Section III-A for the RCM SVPWM, which are grouped by colors according to the respective operating points. As a comparison, the CM noise envelopes specifically derived for the conventional SVPWM in Appendix D are shown as red solid lines; the DM noise envelopes are identical for both PWM schemes.

$v_{\text{CM,LF}}(\varphi)$ as

$$v_{\text{CM,LF}}(\varphi) = \delta_{\text{ac}} \cdot v_{\text{CM,ac}} + \delta_{\text{bc}} \cdot v_{\text{CM,bc}} + \delta_{\text{cc}} \cdot v_{\text{CM,cc}}. \quad (\text{D.3})$$

Then, the rms value of LF CM voltage over the selected 30°-sector (same as over one mains period) becomes

$$\begin{aligned} V_{\text{CM,LF,rms}} &= \sqrt{\frac{6}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{3}} v_{\text{CM,LF}}^2(\varphi) d\varphi} \\ &= \sqrt{\frac{2\pi + 3\sqrt{3}}{4\pi} - \frac{9}{2\pi} M_{\text{CDC}} + \frac{9}{16} M_{\text{CDC}}^2} \cdot V_{\text{ph,pk}}. \end{aligned} \quad (\text{D.4})$$

Subtracting the LF CM voltage $v_{\text{CM,LF}}$ from the total CM voltage v_{CM} results in the HF CM noise rms voltage

$$\begin{aligned} V_{\text{CM,HF,rms}} &= \sqrt{V_{\text{CM,rms}}^2 - V_{\text{CM,LF,rms}}^2} \\ &= \sqrt{\frac{15}{8\pi} M_{\text{CDC}} - \frac{9}{16} M_{\text{CDC}}^2} \cdot V_{\text{ph,pk}}. \end{aligned} \quad (\text{D.5})$$

Fig. 18 shows the amplitude spectra of the simulated $v_{\text{CM,HF}}$ using the conventional (not RCM) current dc-link SVPWM and compares them against the pre-filter noise envelope from (21) calculated in Section III-A (i.e., for the RCM SVPWM) and the pre-filter noise envelope from D.5 calculated here specifically for the conventional SVPWM. Applying the conventional current dc-link SVPWM results in a slight increase of the emission level by 5 dB μ V compared to RCM SVPWM, which is fully captured by the updated calculations presented here. Further, as




Fig. 19. Derivation of equivalent circuits of the switching stages of (a) a DC/DC boost converter (i.e., essentially a voltage dc-link converter) and (b) a DC/DC buck converter (i.e., essentially a current dc-link converter). The equivalent circuits do not include or modify any of the passive elements, thereby ensuring the maximum degrees of freedom in optimizing the EMI filter. The DM noise emitted towards the boost converter input can be modeled by a switched voltage source, whereas the DM noise emitted towards the buck converter input can be modeled by a switched current source, which follows the duality principle [11]. The CM noise, in both cases, is best modeled by a switched voltage source.

the increase is small, employing conventional current dc-link SVPWM instead of RCM SVPWM would not change the comparative analysis and the obtained conclusion in Section IV. *explain the dashed connection*

APPENDIX E

DM AND CM EQUIVALENT CIRCUIT DERIVATIONS

This Appendix first derives an equivalent circuit of a dc/dc boost converter [see Fig. 19(a)] to provide a basis for the explanation of the DM and CM equivalent circuits of three-phase voltage dc-link converters shown in Fig. 1(c). Then, we derive an equivalent circuit for a dc/dc buck converter [see Fig. 19(b)] to explain the DM and CM equivalent circuits of three-phase current dc-link converters shown in Fig. 7(c), which follows the duality principle [11]. The modeling methods implemented for both voltage and current dc-link converters advantageously allow full degrees of freedom in optimizing the EMI filter volume and/or power loss. This means that all the passive components belonging to the EMI filter, especially the input inductor of the boost converter and the input capacitor of the buck converter, are degrees of freedom to minimize the total volume and/or power losses of the EMI filter [32].

Fig. 19(a) shows a dc/dc boost converter and its equivalent circuits. The converter comprises three main sections [see Fig. 19(a.i)]: the input-side EMI filter, the switching stage, and the output-side voltage dc-link (dc-link capacitor). Depending on the switch position (i.e., the state of the switching stage), the output voltage V_{out} or zero volts are applied to the switch node,

generating a switched voltage v_{sw} . On the other hand, again depending on the switch position, the switching stage output current i_{sw} either equals the inductor current i_L or zero, i.e., can be represented by a switched current source. To derive a simplified equivalent circuit, therefore the switching stage is replaced by two equivalent noise sources [see Fig. 19(a.ii)]: a switched voltage noise source connected to the input and a switched current source connected to the output. The single mixed-mode voltage noise source is then further decomposed into DM and CM noise sources [see Fig. 19(a.iii)] for analytical EMI noise source modeling. A two-level 3- Φ voltage dc-link PFC rectifier [see Fig. 1(a)] can be synthesized from three individual dc/dc boost converters. Thus, Section II employs switched voltage noise sources to model the analytical ac-side EMI pre-filter noise emissions of the voltage dc-link converter as shown in Fig. 1(c).

Fig. 19(b) illustrates a dc/dc buck converter and its equivalent circuits. Again, the converter consists of three main sections: the input-side EMI filter, the switching stage, and the output-side current dc-link (dc-link inductor), as shown in Fig. 19(b.i). Note the duality between the boost converter discussed above and the buck converter. A switched current i_{sw} appearing at the interface between the EMI filter and the switching stage is, depending on the switch position, either equal to the output inductor current i_L or zero. The voltage at that interface, in contrast, is given by the input EMI filter capacitor and hence continuous, whereas a switched voltage v_{sw} (equals to the EMI filter capacitor voltage V_{in} or zero, depending on the switch position) appears at the interface between switching stage and buck inductor (current dc-link). To derive a simplified equivalent circuit, the switching stage is again replaced by two noise sources [see Fig. 19(b.ii)]: a switched current noise source connected to the input and a switched voltage source connected to the output. The single mixed-mode voltage noise source can also be decomposed into DM and CM noise sources [see Fig. 19(b.iii)]. The switched current noise, directly emitting towards the input port, is the model of the DM noise source. This allows the buck capacitor to be considered as the first component in the EMI filter optimization [32], [33]. The switched CM voltage source is used to represent the CM noise emission, which is similar to the dc/dc boost converter; however, it acts on the converter output and not the input side. A two-level 3- Φ current dc-link PFC rectifier [see Fig. 7(a)] can be synthesized from three individual dc/dc buck converters. Thus, switched DM current and switched CM voltage noise sources are applied to model the analytical EMI pre-filter noise emissions of the current dc-link converter in Section III and Fig. 7(c). A similar modeling approach of current dc-link converters can be found in [33] (see Fig. 3) and [15] (see Fig. 11).

REFERENCES

- [1] IEC CISPR 11, "Industrial, scientific and medical equipment – Radio-frequency disturbance characteristics – Limits and methods of measurement."
- [2] Power electronics systems and equipment – Operation conditions and characteristics of active infeed converter (AIC) applications including design recommendations for their emission values below 150 kHz, IEC Tech. Spec. TS 62 578, Rev. 2, 2015.
- [3] D. Jiang, R. Lai, F. Wang, F. Luo, S. Wang, and D. Boroyevich, "Study of conducted EMI reduction for three-phase active front-end rectifier," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3823–3831, Dec. 2011.
- [4] S. Wang, "Characterization and cancellation of high-frequency parasitics for EMI filters and noise separators in power electronics applications," Ph.D. dissertation, Virginia Tech., Blacksburg, VA, USA, 2012.
- [5] T. McGrew, S. Wang, and Q. Li, "Reduction of CM noise by minimizing near-field effects in a DC/DC converter," *IEEE Trans. Power Electron.*, vol. 39, no. 4, pp. 4210–4223, Apr. 2024.
- [6] Y. Zhang et al., "Comprehensive analysis and optimization of parasitic capacitance on conducted EMI and switching losses in hybrid packaged SiC power modules," *IEEE Trans. Power Electron.*, vol. 38, no. 11, pp. 13988–14003, Nov. 2023.
- [7] R. Phukan, D. Nam, D. Dong, and R. Burgos, "Design considerations for a modular 2-stage LCLC filter for three phase AC-DC interleaved converters," in *Proc. IEEE Transport. Electrific. Conf. Expo*, Anaheim, CA, USA, 2022, pp. 517–522.
- [8] S. Wang, F. C. Lee, and W.G. Odendaal, "Characterization, evaluation, and design of noise separator for conducted EMI noise diagnosis," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 974–982, Jul. 2005.
- [9] A. Mallik, W. Ding, and A. Khaligh, "A comprehensive design approach to an EMI filter for a 6-kW three-phase boost power factor correction rectifier in avionics vehicular systems," *IEEE Trans. Veh. Technol.*, vol. 66, no. 4, pp. 2942–2951, Apr. 2017.
- [10] A. Singh, A. Mallik, and A. Khaligh, "A comprehensive design and optimization of the DM EMI filter in a boost PFC converter," *IEEE Trans. Ind. Appl.*, vol. 54, no. 3, pp. 2023–2031, May/June. 2018.
- [11] J. W. Kolar, H. Ertl, and F. C. Zach, "Quasi-dual modulation of three-phase PWM converters," *IEEE Trans. Ind. Appl.*, vol. 29, no. 2, pp. 313–319, Mar./Apr. 1993.
- [12] Y. Li, L. Ding, and Y. W. Li, "Isomorphic relationships between voltage-source and current-source converters," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7131–7135, Aug. 2019.
- [13] M. Hartmann, H. Ertl, and J. W. Kolar, "EMI filter design for a 1 MHz, 10 kW three-phase/level PWM rectifier," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1192–1204, Apr. 2011.
- [14] H. Akagi, H. Hasegawa, and T. Doumoto, "Design and performance of a passive EMI filter for use with a voltage-source PWM inverter having sinusoidal output voltage and zero common-mode voltage," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 1069–1076, Jul. 2004.
- [15] T. Friedli, S. Round, D. Hassler, and J. W. Kolar, "Design and performance of a 200-kHz all-SiC JFET current DC-link back-to-back converter," *IEEE Trans. Ind. Appl.*, vol. 45, no. 5, pp. 1868–1878, Sep./Oct. 2009.
- [16] D. Zhang, J. Huber, and J. W. Kolar, "A three-phase synergetically controlled buck-boost current DC-link EV charger," *IEEE Trans. Power Electron.*, vol. 38, no. 12, pp. 15184–15198, Dec. 2023.
- [17] J.-S. Lai, X. Huang, E. Pepa, S. Chen, and T. W. Nehl, "Inverter EMI modeling and simulation methodologies," *IEEE Trans. Ind. Electron.*, vol. 53, no. 3, pp. 736–744, Jun. 2006.
- [18] J.-S. Lai, X. Huang, S. Chen, and T. W. Nehl, "EMI characterization and simulation with parasitic models for a low-voltage high-current AC motor drive," *IEEE Trans. Ind. Appl.*, vol. 40, no. 1, pp. 178–185, Jan./Feb. 2004.
- [19] H. Zhu, J.-S. Lai, A. R. Hefner, Y. Tang, and C. Chen, "Modeling-based examination of conducted EMI emissions from hard- and soft-switching PWM inverters," *IEEE Trans. Ind. Appl.*, vol. 37, no. 5, pp. 1383–1393, Sep./Oct. 2001.
- [20] H. Dai, R. A. Torres, T. M. Jahns, and B. Sarlioglu, "Comparative study of conducted common-mode EMI in WBG-enabled DC-fed three-phase current-source inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 6, pp. 7188–7204, Dec. 2022.
- [21] M. ul Hassan, A. I. Emon, F. Luo, and V. Solovoyov, "Design and validation of a 20-kVA, fully cryogenic, two-level GaN-based current source inverter for full electric aircrafts," *IEEE Trans. Transport. Electrific.*, vol. 8, no. 4, pp. 4743–4759, Dec. 2022.
- [22] N. Nain, J. Huber, and J. W. Kolar, "Comparative evaluation of three-phase AC-AC voltage/current-source converter systems employing latest GaN power transistor technology," in *Proc. Int. Power Electron. Conf.*, Himeji, Japan, 2022, pp. 1726–1733.
- [23] L. G. A. Rodrigues, "Design and characterization of a three-phase current source inverter using 1.7-kV SiC power devices for photovoltaic applications," Ph.D. dissertation, Université Grenoble Alpes, Saint-Martin-d'Hères, France, 2019.
- [24] K. Raggl, T. Nussbaumer, and J. W. Kolar, "Guideline for a simplified differential-mode EMI filter design," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 1031–1040, Mar. 2010.

- [25] D. Zhang, D. Cittanti, P. Sun, J. Huber, R. Bojoi, and J. W. Kolar, "Detailed modeling and in-situ calorimetric verification of three-phase sparse NPC converter power semiconductor losses," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 11, no. 3, pp. 3409–3423, Jun. 2023.
- [26] H. Dai, R. A. Torres, T. M. Jahns, and B. Sarlioglu, "Analysis and suppression of conducted common-mode EMI in WBG-based current-source converter systems," *IEEE Trans. Power Electron.*, vol. 8, no. 2, pp. 2133–2148, Jun. 2022.
- [27] D. Zhang, M. Guacci, J. W. Kolar, and J. Everts, "Three-phase bidirectional ultra-wide output voltage range current DC-link AC/DC buck-boost converter," in *Proc. IEEE Annu. Conf. Ind. Electron. Soc.*, Singapore, 2020, pp. 4709–4716.
- [28] D. Zhang, C. Leontaris, J. Huber, and J. W. Kolar, "Optimal synergetic control of three-phase/level boost-buck voltage DC-link AC/DC converter for very-wide output voltage range high-efficiency EV charger," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 12, no. 1, p. 28–42, Feb. 2024.
- [29] L. Fan et al., "Analysis and utilization of common-mode voltage in inverters for power supply," *IEEE Trans. Power Electron.*, vol. 38, no. 7, pp. 8811–8824, Jul. 2023.
- [30] X. Zhang, D. Boroyevich, P. Mattavelli, J. Xue, and F. Wang, "EMI filter design and optimization for both AC and DC side in a DC-fed motor drive system," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, 2013, pp. 597–603.
- [31] T. Halkosaari and H. Tuusa, "Optimal vector modulation of a PWM current source converter according to minimal switching losses," in *Proc. IEEE Annu. Power Electron. Specialists Conf., Galway, Ireland, 2000*, pp. 127–132.
- [32] D. O. Boillat, F. Krismer, and J. W. Kolar, "EMI filter volume minimization of a three-phase three-level t-type PWM converter system," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2473–2480, Apr. 2017.
- [33] N. R. Zargari, G. Joos, and P. D. Ziogas, "Input filter design for PWM current-source rectifiers," *IEEE Trans. Ind. Appl.*, vol. 30, no. 6, Nov. 1994, Art. no. 1573.



Daifei Zhang (Member, IEEE) received the B.Sc. degree in electrical engineering and automation from the Huazhong University of Science and Technology (HUST), Wuhan, China, in 2017, and the M.Sc. and Ph.D. degrees in electrical engineering and information technology from ETH Zurich, Zurich, Switzerland, in 2019 and 2023, respectively.

In 2017, he was with the Institute for Power Generation and Storage Systems, RWTH Aachen, Aachen, Germany as a one-year exchange student. Since 2019, he has joined the Power Electronic Systems Laboratory (PES), ETH Zurich as a Ph.D. student; since 2023, as a Postdoctoral Researcher. His research interests include advanced bidirectional three-phase current/voltage DC-Link PFC rectifier systems, high-power and/or non-isolated EV chargers, motor drives, cryogenic power electronic systems.



Michael Leibl received the B.Sc. degree from the Vienna University of Technology, Vienna, Austria, in 2010, and the M.Sc. degree from the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, in 2012, both in electrical engineering, and the Ph.D. degree in three-phase rectifiers and high-voltage supplies for X-ray systems from the Power Electronic Systems Laboratory, ETH Zurich.

In 2017, he joined Brusa Electronics AG, Switzerland, where he developed dc/dc converters and on-board chargers for electric vehicles. Since 2020, he has been responsible for the electronics development of cutting systems at ZÜnd Systemtechnik AG, Switzerland.



Jonas Mühlethaler received the M.Sc. and Ph.D. degrees in electrical engineering from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland, in 2008 and 2012, respectively.

He then co-founded the ETH spinoff "Gecko Simulations." After his entrepreneurial activities, he became active in the Swiss electricity industry, first as a Consultant with AWK Group and then as R&D Manager with Swissgrid. Currently, he serves as a Professor with the Institute of Electrical Engineering at the Lucerne University of Applied Sciences and Arts (HSLU) and as the CTO of Magnetics at Frenetic.



Jonas Huber (Senior Member, IEEE) received the M.Sc. and Ph.D. degrees from the Swiss Federal Institute of Technology (ETH) Zurich, Switzerland, in 2012 and 2016, respectively.

Since 2012, he has been with the Power Electronic Systems Laboratory, ETH Zurich, since 2016, he has been a Postdoctoral Researcher. Since 2017, he has gained industry experience as a Power Electronics R&D Engineer with ABB Switzerland, working on high-power dc-dc converter systems for traction applications. Then, in 2020, he returned to the Power Electronic Systems Laboratory as a Senior Researcher. He has authored and/or coauthored more than 70 journal and conference papers and a book chapter, has filed more than 10 patents, and has presented more than 10 educational seminars at leading international conferences. His research interests include solid-state transformers, motor drives, and all types of WBG-semiconductor-based ultra-compact, ultra-efficient or highly dynamic converter systems.



Johann W. Kolar received the M.Sc. degree in industrial electronics and control engineering and the Ph.D. degree in electrical engineering (summa cum laude/promotio sub auspiciis praesidentis rei publicae) from the Vienna University of Technology, Vienna, Austria, in 1997 and 1999, respectively. He is a Full Professor and Head of the Power Electronic Systems Laboratory with the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland. He has proposed numerous novel converter concepts including the Vienna Rectifier and the Sparse Matrix

Converter, has spearheaded the development of x-million rpm motors, and has pioneered fully automated multiobjective power electronics design procedures. He has supervised 90+ Ph.D. students to completion, has published 1000+ IEEE journal and conference papers, four book chapters, and has filed 200+ patents in the course of global industry research collaborations including 190 granted patents (44 international/WO patents, 28 US patents, 100+ patents in various European countries). His research interests include ultra-compact/efficient WBG converter systems, ANN-supported multiobjective design procedures, solid-state transformers, ultra-high speed drives, bearingless actuators, and life cycle analyses of power electronics converter systems.

Prof. Kolar is an International Member of the US NAE. He has served as IEEE PELS Distinguished Lecturer from 2012–2016. He was a recipient of the received numerous awards including 45+ IEEE transactions and conference Prize Paper Awards, the 2016 IEEE William E. Newell Power Electronics Award, and two ETH Zurich Golden Owl Awards for excellence in teaching.