

A Simplified Implementation With Improved Dynamic Performance of PWM Plus Phase-Shift Control for Four-Switch Buck–Boost Converter

Renxi Dong ^{1b}, Xinbo Ruan ^{1b}, *Fellow, IEEE*, and Lingxuan Xiao ^{1b}, *Graduate Student Member, IEEE*

Abstract—The four-switch buck–boost converter possesses features that enable both voltage step-up and step-down, and positive output voltage. This converter has gained widespread popularity in applications that require a wide input voltage range. By utilizing pulsewidth modulation (PWM) plus phase-shift control, all power switches can achieve zero-voltage-switching across the entire input voltage and load range. Additionally, this control scheme minimizes ripple and rms value of the inductor current, thereby achieving high efficiency. This article aims to simplify the implementation of PWM plus phase-shift control and enhance the dynamic performance by approximating the phase-shift duty cycle. A 420-W prototype is fabricated and tested in the laboratory for verification.

Index Terms—Four-switch buck–boost (FSBB) converter, pulsewidth modulation (PWM) plus phase-shift control, zero-voltage-switching (ZVS).

I. INTRODUCTION

NONISOLATED dc–dc converters with voltage step-up and step-down capability are usually adopted in the applications where the output voltage is within the input voltage range. Basic converters with such capability include the buck–boost, Cuk, Zeta, and SEPIC converters. The buck–boost and Cuk converters output a negative voltage, which is not suitable for applications where a positive voltage is required. The Zeta and SEPIC converters output a positive voltage, however, they require more passive components. Furthermore, the power devices in all the aforementioned converters sustain a high voltage, which is the sum of the input voltage and output voltage. Comparatively, the two-switch buck–boost converter provides positive output voltage, low voltage stress, and fewer passive components, and has been widely used in distributed power supplies [1], [2], [3], electric vehicles [4], [5], and photovoltaic power supplies [6], [7]. To improve the efficiency, the two diodes can be replaced by two MOSFETS, and thus, a four-switch buck–boost (FSBB) converter is obtained, as shown in Fig. 1, where Q_1 – Q_4 are the




Fig. 1. Topology of the four-switch buck–boost converter.

power switches, D_1 – D_4 and C_1 – C_4 are the antiparallel diodes and the output capacitors of Q_1 – Q_4 , respectively, L_c is the inductor, C_f is the output filter capacitor, and $R_{L,d}$ is the load resistance.

Various control schemes have been proposed for the FSBB converter, which can be divided into three types: 1) single-mode control [8], 2) two-mode control [9], [10], [11], [12], [13], [14], and 3) quadrilateral current control [15], [16], [17], [18], [19], [20].

For the single-mode control, Q_1 and Q_4 are switched at the same time, however, the inductor current ripple is quite large. For the two-mode control, when the input voltage is higher than the output voltage, the FSBB converter operates in buck mode with Q_3 turned ON and Q_4 turned OFF; and when the input voltage is lower than the output voltage, the FSBB converter operates in boost mode with Q_1 turned ON and Q_2 turned OFF. As a result, the inductor current ripple is minimized, leading to reduced switching and conduction losses. However, Q_1 and Q_4 are hard-switched, limiting the switching frequency to the low range.

In recent years, the wide bandgap (WBG) power devices such as GaN and SiC have developed rapidly, which could be operated at a relatively high switching frequency. Although the turn-OFF loss of the WBG power devices is quite small, the turn-ON loss is still large [21]. So, it is necessary to realize zero-voltage-switching (ZVS) for the WBG power switches.

For the two-mode control, by intentionally reducing the inductor to allow a negative inductor current flow, ZVS can be achieved for all the switches [14]. However, the inductor current ripple remains unchanged over the full load range, and the light-load efficiency is low. Besides, when the input voltage is near the output voltage, the inductor current ripple becomes very small and the inductor current cannot reverse, thus causing ZVS

Manuscript received 7 March 2023; revised 16 July 2023, 6 September 2023, and 16 October 2023; accepted 12 November 2023. Date of publication 22 November 2023; date of current version 26 January 2024. This work was supported by the National Natural Science Foundation of China under Grant 52237009. Recommended for publication by Associate Editor O. Trescases. (Corresponding author: Xinbo Ruan.)

The authors are with the Center for More-Electrical-Aircraft Power System, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 211106, China (e-mail: dongrx@nuaa.edu.cn; ru-anxb@nuaa.edu.cn; xlxuan@nuaa.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2023.3334512>.

Digital Object Identifier 10.1109/TPEL.2023.3334512




Fig. 2. Quadrilateral current control scheme.

to fail. The quadrilateral current control [15] achieves ZVS for all the power switches, and keeps the negative inductor current at a fixed value, as shown in Fig. 2. In [16], Q_2 and Q_3 are turned OFF simultaneously for avoiding circulating current due to the conduction of Q_2 and Q_4 . However, the switching frequency increases as the load decreases, leading to a large loss at light load. A pulsewidth modulation (PWM) plus phase-shift control has been proposed previously [17], which regulates the duty cycles of Q_1 and Q_4 , denoted by D_{y1} and D_{y2} , respectively, and the phase-shift duty cycle corresponding to phase-shift between the turn-ON instants of Q_1 and Q_3 , denoted by D_θ . With this control scheme, the switching frequency is constant, and the inductor current ripple and rms value are minimized. Since there are three control variables (D_{y1} , D_{y2} , and D_θ), the implementation of the control circuit is relatively complex. By minimizing the rms value of the inductor current, which is derived in [18], a control scheme involving the three control variables can be derived. Similarly, a control scheme can be derived, on the basis of minimizing the loss [19]. Also, the effect of the switching sequence on the rms value of the inductor current and ZVS has been revealed from the physical viewpoint, and the optimal operating modes as well as the corresponding control method are given [20]. Essentially, the optimal operating modes obtained in [20] are the same as those in [17], [18], and [19].

In [17], [18], and [19], the PWM plus phase-shift control scheme is implemented with a lookup table, requiring significant storage resource for achieving adequate control accuracy. In [20], the implementation of the control scheme does not require a lookup table and storage resource. However, a phase-shift duty cycle closed-loop of low corner frequency is used, resulting in a slow response when the load or the input voltage changes, which has been analyzed in [22], and it is not acceptable in certain situations, such as pulsed power supplies [23] and voltage regulator modules [24]. Besides, in [20], failure to achieve ZVS of the power switches during transient seriously affects the performance and reliability of the WBG power devices [25].

In this article, the implementation of the PWM plus phase-shift control proposed in [20] is simplified, eliminating the phase-shift duty cycle closed-loop. As a result, the dynamic performance is greatly improved, and all the power switches can realize ZVS during the transients.

The rest of this article is organized as follows. The operating principle of the FSBB converter with PWM plus phase-shift control is briefly introduced in Section II. In Section III, the

expression of the phase-shift duty cycle is derived and approximated. In Section IV, the implementation of the control scheme with the approximate phase-shift duty cycle is given. In Section V, a 420-W prototype of the FSBB converter is fabricated and tested to verify the proposed control scheme. Finally, Section VI concludes this article.

II. OPERATING PRINCIPLE OF THE FSBB CONVERTER WITH PWM PLUS PHASE-SHIFT CONTROL

The operating principle of the FSBB converter with the PWM plus phase-shift control has been presented in detail in [20], and it is briefly introduced in this section.

A. Relationship of the Input and Output Voltages

At steady state, the relationship between the input and output voltages of the FSBB converter is [20]

$$\frac{V_o}{V_{in}} = \frac{D_{y1}}{1 - D_{y2}}. \quad (1)$$

B. ZVS Conditions

Assuming that the four power switches are identical and their output capacitance is C_{oss} , the minimum current for realizing ZVS for all the power switches during the dead time t_{dead} is

$$I_{ZVS} = 2C_{oss}V_{in,max}/t_{dead}. \quad (2)$$

To achieve ZVS for all the power switches, the inductor current i_{Lc} should be lower than $-I_{ZVS}$ before Q_2 and Q_3 are turned OFF and be larger than I_{ZVS} before Q_1 and Q_4 are turned OFF.

C. Optimal Operating Modes

Fig. 3 shows the key waveforms of the optimal operating modes of the FSBB converter to ensure the minimum ripple and rms value of inductor current [20].

At heavy load, the FSBB converter works in pseudocritical continuous current mode (PCRM), as shown in Fig. 3(a), where, Q_2 and Q_3 are turned off concurrently when i_{Lc} decays to $-I_{ZVS}$. The values of i_{Lc} at points P and Q, denoted by I_P and I_Q , respectively, are larger than I_{ZVS} .

As the load decreases, the segment PQ is translated downward. When I_P ($V_{in} > V_o$) or I_Q ($V_{in} < V_o$) decays to I_{ZVS} , Q_4 or Q_1 is turned OFF immediately, and the critical load current is defined as I_G . When the load further decreases, the FSBB converter works in pseudodiscontinuous current mode (PDCM), as shown in Fig. 3(b) and (c), where Q_3 will be turned OFF before the end of the switching period, and Q_2 and Q_4 will conduct and i_{Lc} is kept at $-I_{ZVS}$.

III. APPROXIMATION OF THE PHASE-SHIFT DUTY CYCLE

A. Theoretical Expression of Phase-Shift Duty Cycle

To guarantee the optimal operation of the FSBB converter, D_{y1} , D_{y2} , and D_θ should be properly regulated.

As shown in Fig. 3, CLK1 and CLK2 are the clock signals corresponding to the turn-ON instants of Q_1 and Q_3 , respectively.




Fig. 3. Key waveforms of the optimal operating modes of the FSBB converter. (a) PCRm. (b) PDCM when $V_{in} < V_o$. (c) PDCM when $V_{in} > V_o$.

CLK1 is defined as the start of each switching period. The ratio of the phase-shift of the two clock signals to the switching period T_s represents the phase-shift duty cycle D_θ , whose expression under different operating modes is derived below.

According to Fig. 3, I_P and I_Q can be expressed as

$$I_P = -I_{ZVS} + \frac{V_{in}}{L_c} D_\theta T_s \quad (3)$$

$$I_Q = \begin{cases} -I_{ZVS} + \frac{V_o}{L_c} (1 - D_{y1}) T_s & \text{(PCRm)} \\ -I_{ZVS} + \frac{V_o}{L_c} (D_\theta + 1 - D_{y1} - D_{y2}) T_s & \text{(PDCM)}. \end{cases} \quad (4)$$

As seen from Fig. 3(b) and (c), under PDCM, $I_Q = I_{ZVS}$ when $V_{in} < V_o$, and $I_P = I_{ZVS}$ when $V_{in} > V_o$. According to (3) and (4), the expression of D_θ under PDCM can be obtained as

$$D_{\theta_PDCM} = \begin{cases} \frac{2L_c I_{ZVS}}{V_o T_s} + D_{y1} + D_{y2} - 1 & V_{in} < V_o \\ \frac{2L_c I_{ZVS}}{V_{in} T_s} & V_{in} \geq V_o. \end{cases} \quad (5)$$

According to (1), (5) can be rewritten as

$$D_{\theta_PDCM} = \begin{cases} \frac{2L_c I_{ZVS}}{V_o T_s} + \frac{V_o - V_{in}}{V_o} D_{y1} & V_{in} < V_o \\ \frac{2L_c I_{ZVS}}{V_{in} T_s} & V_{in} \geq V_o. \end{cases} \quad (6)$$

As shown in Fig 3(a), under PCRm, Q_2 and Q_3 are turned OFF at the same time, giving

$$D_{\theta_PCRm} = D_{y2}. \quad (7)$$

As seen from Fig. 1, i_{Lc} flows into the load when Q_3 conducts, and the output current I_o under PCRm can be obtained as

$$I_o = \frac{I_P + I_Q}{2} (D_{y1} - D_{\theta_PCRm}) + \frac{I_Q - I_{ZVS}}{2} (1 - D_{y1}). \quad (8)$$

Putting (3) and the first expression in (4) into (8), and combining with (1) and (7), the expression of D_{θ_PCRm} can be derived, as given in (9) shown at the bottom of the next page. As seen, there are two solutions for D_{θ_PCRm} . According to (3), the larger D_θ is, the larger I_P is. In order to reduce the inductor current ripple, a smaller D_{θ_PCRm} is preferred. So, the sign “ \pm ” before the root is chosen as “ $-$ ”.




Fig. 4. Waveforms of i_{Lc} when the approximate D_{θ_PCRm} is (a) smaller; (b) larger.

Letting the smaller solution of (9) be equal to (6), and combining with (1), the critical load current I_G is obtained as (10), which is shown at the bottom of the next page.

B. Approximation of Phase-Shift Duty Cycle

The expression of D_{θ_PCRm} given in (9) will be approximated for ease of application. Moreover, its effect on the inductor current waveform is analyzed.

If the approximate D_{θ_PCRm} is smaller than the theoretical one, as shown in Fig. 4(a), D_{y2} also reduces since it equals to D_{θ_PCRm} . According to (1), D_{y1} will increase accordingly to keep the output voltage unchanged. Thus, i_{Lc} cannot decay to $-I_{ZVS}$ at the end of the switch period. As a result, Q_1 and Q_4 will lose ZVS.




Fig. 5. Surface of D_{θ_PCRM} as the functions of the input voltage and output current.

If the approximate D_{θ_PCRM} is larger than the theoretical one, as shown in Fig. 4(b), D_{y2} also increases. According to (1), D_{y1} will reduce. This will make i_{Lc} decay to $-I_{ZVS}$ before the end of the switching cycle, and Q_1 and Q_4 can realize ZVS.

Therefore, to achieve ZVS for all the power switches, the approximate D_{θ_PCRM} needs to be larger than the theoretical one.

When the output voltage V_o , inductor L_c , switching period T_s and I_{ZVS} required for ZVS are determined, D_{θ_PCRM} is a function of input voltage v_{in} and output current i_o . Using Taylor's series expansion, and reserving only the first derivative item, (9) can be approximated as

$$\begin{aligned}
 & D_{\theta_PCRM_appr}(v_{in}, i_o) \\
 = & D_{\theta_PCRM}(V_{in,0}, I_{o,0}) + \frac{\partial D_{\theta_PCRM}}{\partial v_{in}} \Big|_{(V_{in,0}, I_{o,0})} (v_{in} - V_{in,0}) \\
 & + \frac{\partial D_{\theta_PCRM}}{\partial i_o} \Big|_{(V_{in,0}, I_{o,0})} (i_o - I_{o,0}) \\
 = & \frac{\partial D_{\theta_PCRM}}{\partial v_{in}} \Big|_{(V_{in,0}, I_{o,0})} v_{in} + \frac{\partial D_{\theta_PCRM}}{\partial i_o} \Big|_{(V_{in,0}, I_{o,0})} i_o \\
 & + D_{\theta_PCRM}(V_{in,0}, I_{o,0}) \\
 & - \frac{\partial D_{\theta_PCRM}}{\partial v_{in}} \Big|_{(V_{in,0}, I_{o,0})} V_{in,0} - \frac{\partial D_{\theta_PCRM}}{\partial i_o} \Big|_{(V_{in,0}, I_{o,0})} I_{o,0}. \quad (11)
 \end{aligned}$$

The accuracy of (11) to fit (9) strongly depends on the Taylor expansion point $(V_{in,0}, I_{o,0})$. For the sake of simplicity, (11) can be rewritten as

$$D_{\theta_PCRM_appr}(v_{in}, i_o) = av_{in} + bi_o + c. \quad (12)$$

By substituting the parameters given in Table II in Section V into (9), the surface of theoretical D_{θ_PCRM} can be drawn, as shown in Fig. 5. The surface boundary points are A(V_{in_min}, I_{o_max}), B(V_{bond}, I_{o_max}), C($V_o, I_G(V_o)$), and D($V_{in_min}, I_G(V_{in_min})$), where V_{bond} corresponds to $I_G =$




Fig. 6. Surface of ΔD_{θ_PCRM} as the functions of the input voltage and output current.

I_{o_max} . As seen from Fig. 5, the surface is concave. So, to ensure $D_{\theta_PCRM_appr}$ is always greater than or equal to the theoretical D_{θ_PCRM} , it is only required to make $D_{\theta_PCRM_appr}$ equal to the theoretical D_{θ_PCRM} at points A, B, and C, i.e.,

$$\begin{aligned}
 & D_{\theta_PCRM_appr}(J) \\
 = & D_{\theta_PCRM}(J) \quad (J = A, B, C). \quad (13)
 \end{aligned}$$

Substitution of the parameters given in Table II into (13), yields

$$60a + 5b + c = 0.39 \quad (14)$$

$$84a + 1.34b + c = 0.074 \quad (15)$$

$$100a + 5b + c = 0.07. \quad (16)$$

By solving (14)–(16), we have $a = -0.008$, $b = 0.034$, and $c = 0.7$. Thus, $D_{\theta_PCRM_appr}$ is expressed as

$$D_{\theta_PCRM_appr} = -0.008v_{in} + 0.034i_o + 0.7. \quad (17)$$

The fitting error of the phase-shift duty cycle under PCR is

$$\begin{aligned}
 \Delta D_{\theta_PCRM}(v_{in}, i_o) &= D_{\theta_PCRM_appr}(v_{in}, i_o) \\
 &- D_{\theta_PCRM}(v_{in}, i_o). \quad (18)
 \end{aligned}$$

Substituting (17) and (9) into (18), the surface of ΔD_{θ_PCRM} can be drawn, as shown in Fig. 6. As seen, the fitting error is small and greater than zero over the entire input voltage and load range, which means that $D_{\theta_PCRM_appr}$ is always larger than the theoretical D_{θ_PCRM} , guaranteeing ZVS for all the power switches.

Since $D_{\theta_PCRM_appr}$ is larger than the theoretical D_{θ_PCRM} , the inductor current ripple is increased, as shown in Fig. 4(b).

$$D_{\theta_PCRM} = D_{y2_PCRM} = \frac{\left(\frac{V_o}{V_{in}}\right)^2 + \frac{L_c I_{ZVS}}{V_{in} T_s} \pm \sqrt{\left(\frac{V_o + V_{in}}{V_{in}} - \frac{L_c I_{ZVS}}{V_{in} T_s}\right)^2 - \left[\left(\frac{V_o}{V_{in}}\right)^2 + \frac{V_o}{V_{in}} + 1\right] \left(\frac{2L_c I_o}{V_{in} T_s} + 1\right)}}{\left(\frac{V_o}{V_{in}}\right)^2 + \frac{V_o}{V_{in}} + 1} \quad (9)$$

$$I_G = \begin{cases} \frac{V_{in}(2V_{in}^2 - V_o^2)I_{ZVS}}{V_{in}^3} - \frac{2V_{in}^2(V_{in} + V_o)L_c I_{ZVS}^2}{V_o^4 T_s^2} + \frac{V_{in}^2(V_o - V_{in})T_s}{2V_o^2 L_c} & V_{in} < V_o \\ \frac{(2V_o - V_{in})I_{ZVS}}{V_{in}} - \frac{2(V_{in} + V_o)V_o L_c I_{ZVS}^2}{V_{in}^3 T_s^2} + \frac{V_o(V_{in} - V_o)T_s}{2V_{in} L_c} & V_{in} \geq V_o \end{cases} \quad (10)$$




Fig. 7. Curves of the rms value of inductor current with the theoretical and approximated phase-shift duty cycles.

The rms value of inductor current I_{Lc_rms} is expressed as

$$I_{Lc_rms} = \sqrt{\frac{1}{T_s} \int_0^{T_s} i_{Lc}^2 dt}$$

$$= \frac{1}{\sqrt{3}} \sqrt{\frac{D_\theta (I_{ZVS}^2 - I_P I_{ZVS} - I_P I_Q - I_Q I_{ZVS}) + D_{y1} (I_P^2 + I_P I_Q + I_Q I_{ZVS} - I_{ZVS}^2)}{-D_{y2} (I_Q^2 - I_Q I_{ZVS}) + I_{ZVS}^2 + I_Q^2 - I_Q I_{ZVS}}} \quad (19)$$

where I_P and I_Q are given in (3) and (4), respectively.

According to (19), the curves of I_{Lc_rms} with the theoretical and approximated D_{θ_PCRM} are depicted, as shown in Fig. 7. As seen, since only D_{θ_PCRM} is approximated, I_{Lc_rms} increases under PCRM, and it remains unchanged under PDCM. However, the increased I_{Lc_rms} is negligible due to the small fitting error.

Compared with the implementation of the PWM plus phase-shift control scheme given in [20], the approximate D_{θ_PCRM} changes with the load current and input voltage in real time, and the phase-shift duty cycle closed-loop and the filter with low cutoff frequency are no longer needed. Since D_{θ_PCRM} is equal to D_{y2} , which has a direct effect on the regulation of the output voltage according to (1), the real-time change of D_{θ_PCRM} will greatly improve the dynamic performance of the FSBB converter and maintain ZVS during the transient when the input voltage and output current are abruptly changed.

IV. IMPLEMENTATION OF PWM PLUS PHASE-SHIFT CONTROL WITH APPROXIMATE PHASE-SHIFT DUTY CYCLE

With the approximate D_{θ_PCRM} , the implementation of the PWM plus phase-shift control is given in Fig. 8, which includes subcircuits A, B, and C.

A. Output Voltage Regulation Circuit

Subcircuit A is used to regulate the output voltage. The sensed output voltage v_{os} is compared with the voltage reference V_{o_ref} , and the error is sent to the output voltage regulator, which consists of amplifier EA1 and its periphery circuits. The output of the output voltage regulator v_{eaout} is compared with the saw-tooth carrier v_{saw} via comparator Comp1, whose output is sent to RS trigger 1 together with clock signal CLK1 to generate the drive signals of Q_1 and Q_2 . Here, v_{saw} is synchronized with CLK1.

B. Valley Current Control Circuit

Subcircuit B is used to generate the drive signals of Q_3 and Q_4 . The inductor current i_{Lc} is compared with $-I_{ZVS}$, and once i_{Lc} decays to $-I_{ZVS}$, comparator Comp2 outputs a high level, and then the OR gate outputs a high level, which resets the output Q of RS trigger 2 to turn OFF Q_3 . Note that, CLK1 is intentionally included here to make Q_3 be turned OFF when Q_2 is turned OFF in the case i_{Lc} has not decayed to $-I_{ZVS}$ at the end of the switching period. The turn-ON instant of Q_3 (i.e., the turn-OFF instant of Q_4) is determined by CLK2, which is generated by the phase-shift generation circuit.

C. Phase-Shift Generation Circuit

Subcircuit C is the phase-shift generation circuit, which generates CLK2. The expressions of the phase-shift duty cycle under PCRM and PDCM have been obtained in Section III, and the specific implementation is given here.

As shown in Fig. 3(b) and (c), when the FSBB converter is operated under PDCM, the duty cycle corresponding to the interval when i_{Lc} changes between I_{ZVS} and $-I_{ZVS}$ is defined as D_c , which is expressed as

$$D_c = \begin{cases} \frac{2L_c I_{ZVS}}{V_o T_s} & V_{in} < V_o \\ \frac{2L_c I_{ZVS}}{V_{in} T_s} & V_{in} \geq V_o \end{cases} \quad (20)$$

As seen from (20), when $V_{in} > V_o$, D_c is related to V_{in} , and it is smaller than D_c when $V_{in} < V_o$. To ensure i_{Lc} decays from I_{ZVS} to $-I_{ZVS}$ when $V_{in} < V_o$ or increases from $-I_{ZVS}$ to I_{ZVS} when $V_{in} > V_o$, D_c should satisfy

$$D_{c_max} = \frac{2L_c I_{ZVS}}{V_o T_s} \quad (21)$$

According to (6), (20), and (21), the modulation signal V_{θ_PDCM} for obtaining D_{θ_PDCM} can be expressed as

$$V_{\theta_PDCM} = \begin{cases} D_{c_max} V_M + \frac{V_o - V_{in}}{V_o} D_{y1} V_M & V_{in} < V_o \\ D_{c_max} V_M & V_{in} > V_o \end{cases} \quad (22)$$

where V_M is the amplitude of v_{saw} .

As seen from subcircuit A in Fig. 8, v_{eaout} is equal to $D_{y1} V_M$. By substituting it into (22), we have

$$V_{\theta_PDCM} = \begin{cases} D_{c_max} V_M + \frac{V_o - V_{in}}{V_o} v_{eaout} & V_{in} < V_o \\ D_{c_max} V_M & V_{in} > V_o \end{cases} \quad (23)$$

In Fig. 8, V_{θ_PDCM} is implemented by a subtracter (consists of amplifier EA3 and its peripheral circuits), a multiplier, and adder1 (consists of amplifier EA4 and its peripheral circuits). The subtracter outputs $v_{os} - v_{ins}$, and the multiplier outputs $[(v_{os} - v_{ins})/v_{os}] v_{eaout}$, which is equal to $[(V_o - V_{in})/V_o] \cdot v_{eaout}$ when the sampling gains of V_{in} and V_o are set same. Note that if $V_{in} > V_o$, the output of the subtracter is negative, and diode D_1 conducts to clamp the input y of the multiplier to zero. Thus, the multiplier outputs zero and the adder 1 outputs $D_{c_max} V_M$.

When the FSBB converter operates under PCRM, as shown in Fig. 3(a), according to (17), the corresponding modulation




Fig. 8. Circuit implementation of the simplified PWM plus phase-shift control with approximated phase-shift duty cycle.

TABLE I
COMPARISON OF QUADRILATERAL CURRENT CONTROL METHODS

Paper	[16]	[17],[18],[19]	[20]	This paper
Switching Frequency	Variable	Constant	Constant	Constant
Lookup Table	No	Yes	No	No
Dynamic Response	Medium	Medium	Slow	Fast
ZVS During Transient	No	No	No	Yes

signal V_{θ_PCRM} can be expressed as

$$V_{\theta_PCRM} = (-0.008v_{in} + 0.034i_o + 0.7)V_M. \quad (24)$$

V_{θ_PCRM} is implemented by adder2, which consists of amplifier EA5 and its peripheral circuits, as shown in subcircuit C within the right-side dash-dotted box. The sensed input voltage v_{ins} , the sensed output current i_{os} and the bias voltage $V_{con} = 0.7 V_m$ are added with the coefficients according to (24) through amplifier EA5 to obtain V_{θ_PCRM} . For comparison, the PCRm phase-shift duty cycle closed-loop proposed in [20] is also given in subcircuit C within the left-side dash-dotted box. As seen, with the approximate D_{θ_PCRM} , the implementation is quite simple, and the closed-loop for D_{θ_PCRM} and the filter (consists of a RC filter with low cutoff frequency) can be removed. Furthermore, D_{θ_PCRM} is calculated in real time, which will lead to fast dynamic performance when the input voltage and output current are abruptly changed.

The larger one of V_{θ_PCRM} and V_{θ_PDCM} is sent to Comp4, and compared with v_{saw} to generate Q_{θ} . Then, Q_{θ} and Q_1 are sent to the AND gate for ensuring Q_4 to be turned OFF no later than Q_1 , and the output of the AND gate is sent to the phase-shift clock generating circuit, which is composed of a NOT gate, an AND gate and a RC integral circuit. The phase-shift clock generation circuit is essentially a mono-clock generation circuit triggered by the falling edge of Q'_{θ} , in which the RC integral circuit is




Fig. 9. Prototype of the FSBB converter.

TABLE II
KEY PARAMETERS OF THE PROTOTYPE

Parameter	Value	Parameter	Value
Switching Frequency f_s	500 kHz	Input Voltage V_{in}	60~120 V
Inductor L_c	3 μ H	Output Voltage V_o	84 V
Output Capacitor C_f	100 μ F	Output Current I_o	5 A

used to determine the pulse width of the generated clock signal CLK2. Note that, the rising edge of CLK2 correspond to the falling edge of Q'_{θ} .

Note that subcircuits A and C can also be implemented with digital control for more flexibility, while subcircuit B cannot be realized by a pure digital controller due to the real-time comparison. Thus, the proposed method can be realized by the commercial analog-digital hybrid controller, such as UCD3138.

D. Comparison of Quadrilateral Current Control Methods

In order to show the advantages of the proposed control method, Table I provides the comparison of the state-of-the-art




Fig. 10. Steady-state waveforms when $V_{in} = 60$ V. (a) Full load. (b) Half load. (c) No load.




Fig. 11. Steady-state waveforms when $V_{in} = 84$ V. (a) Full load. (b) Half load. (c) No load.




Fig. 12. Steady-state waveforms when $V_{in} = 120$ V. (a) Full load. (b) Half load. (c) No load.

quadrilateral current control with the proposed one. As shown, the proposed control method has the following benefits.

- 1) The implementation is simplified because it does not require a lookup table or complex phase-shift duty cycle closed-loop.
- 2) The dynamic performance is greatly improved when the loads or the input voltage step changes, which is necessary in some situations such as the pulsed power supplies and voltage regulator modules.
- 3) The ZVS for all the power switches during transient is ensured, improving the reliability of the WBG power devices.

V. EXPERIMENTAL VERIFICATION

In order to verify the effectiveness of the simplified PWM plus phase-shift control, a 420-W prototype with 500-kHz switching frequency is fabricated in the lab, as shown in Fig. 9. The key parameters of the prototype are listed in Table II.

The Navitas GaN HEMTS (NV6128) are chosen as the power switches to achieve high efficiency. A PQ20.5 ferrite core and two PCB windings connected in series are used for the inductor to achieve high power density.

Figs. 10 to 12 show the steady-state experimental waveforms of the FSBB converter at different loads under $V_{in} = 60$ V, 84 V, and 120 V, respectively, in which, v_{ds_Q1} and v_{ds_Q4} are the drain-source voltages of Q_1 and Q_4 , respectively. As seen, v_{ds_Q1} and v_{ds_Q4} reduce to zero before Q_1 and Q_4 are turned ON, respectively. Thus, Q_1 and Q_4 realize ZVS. Likewise, Q_2 and Q_3 also realize ZVS.

Fig. 13(a) and (b) shows the dynamic experimental waveforms when the output current is stepped between 10% and 90% full-load under $V_{in} = 84$ V using the original control method [20] and the simplified control method proposed in this article, respectively, in which, V_θ is the modulation signal for D_θ . As seen, with the approximate phase-shift duty cycle, the FSBB converter has a faster dynamic response with smaller overshoot




Fig. 13. Transient waveforms when the load is stepped between 10% and 90% full-load with $V_{in} = 84$ V using (a) original control method [20] and (b) proposed simplified control method.




Fig. 14. Transient waveforms when the input voltage is stepped between 60 V and 120 V under full-load using (a) original control method [20] and (b) proposed simplified control method.

and undershoot of v_o and shorter recovery time. Besides, according to the analysis in Section III, when the load steps to 90% full-load, the FSBB converter works under PCRm. As shown in Fig. 13(a), with the original control method [20], V_θ cannot respond quickly with the load current due to the low corner frequency and the setting time of the low-pass filter in the closed-loop for D_{θ_PCRm} . This causes the phase shift duty cycle to be smaller than the required theoretical value during the transient, and the inductor current cannot decay to $-I_{ZVS}$ and ZVS is lost until the regulation of D_{θ_PCRm} is completed. When the load steps to 10% full-load, the FSBB converter works under PDCM, and V_θ decreases slowly but is larger than the required theoretical value. Thus, ZVS is maintained. As shown in Fig. 13(b), with the simplified control method, V_θ changes with the load current in real time, the phase shift duty cycle is always larger than the required theoretical value, and the inductor current can still decay to $-I_{ZVS}$ during the transient, ensuring ZVS for all the power switches.

Fig. 14(a) and (b) shows the dynamic experimental waveforms when the input voltage v_{in} is stepped between 60 V and 120 V under full load with original control method [20] and the simplified control method proposed in this article, respectively. As seen, with the approximate phase-shift duty cycle, the FSBB converter also has a faster dynamic response with smaller overshoot and undershoot of v_o and shorter recovery time. Meanwhile, when v_{in} step to 60 V from 120 V, the FSBB converter switches to PCRm from PDCM. As shown in Fig. 14(a), with the original control method [20], ZVS is lost due to the slow response of D_{θ_PCRm} . As shown in Fig. 14(b), with the proposed control method, V_θ changes with the input voltage in real time, and the inductor current still decay to $-I_{ZVS}$, ensuring ZVS during the transient.

Fig. 15 shows the measured efficiencies of the FSBB converter under different load and input voltage with the original control method [20] and the simplified control method, respectively. As seen, at light load, the FSBB converter works in PDCM, so the




Fig. 15. Comparison of the measured efficiencies between the original control method [20] and the proposed simplified control method.

efficiency of the converter with the simplified control method is unchanged. With the load increasing, the converter operates under PCRM, then the efficiency slightly reduces for the little increased I_{Lc_rms} , and its maximum drop value is 0.1%, being negligible. Note that, the two efficiency curves at $V_{in} = 120$ V of both the control schemes proposed in [20] and this article coincide since the converter always works under PDCM, which corresponds to Fig. 7. The peak efficiency of the prototype is 98.5% when $V_{in} = 84$ V. Moreover, the full-load efficiency at different input voltages is higher than 96.7%.

VI. CONCLUSION

In this article, a simplified control method for PWM plus phase-shift is proposed for the four-switch buck-boost converter, where the phase-shift duty cycle under PCRM is approximated. Compared with the previous schemes, which require a lookup table or complex closed-loop control of the PCRM phase-shift duty cycle, the proposed control scheme simplifies the implementation. The dynamic performance is greatly improved at the expense of a slight degradation of efficiency, and at the same time zero-voltage-switching for all the power switches is maintained during the transient. A 420-W prototype is fabricated and tested in the lab, and the experimental results are provided to verify the effectiveness of the proposed simplified control method.

REFERENCES

- [1] R. Miftakhutdinov, "Power distribution architecture for tele- and data communication system based on new generation intermediate bus converter," in *Proc. IEEE 30th Int. Telecommun. Energy Conf.*, 2008, pp. 1–8.
- [2] F. C. Lee, M. Xu, S. Wang, and B. Lu, "Design challenges for distributed power systems," in *Proc. CES/IEEE 5th Int. Power Electron. Motion Control Conf.*, 2006, pp. 1–15.
- [3] X. Ren, X. Ruan, H. Qian, M. Li, and Q. Chen, "Three-mode dual-frequency two-edge modulation scheme for four-switch buck-boost converter," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 499–509, Feb. 2009.
- [4] F. Caricchi, F. Crescimbin, F. G. Capponi, and L. Solero, "Study of bidirectional buck-boost converter topologies for application in electrical vehicle motor drives," in *Proc. 13th Annu. Appl. Power Electron. Conf. Expo.*, 1998, pp. 287–293.
- [5] A. Emadi, S. S. Williamson, and A. Khaligh, "Power electronics intensive solutions for advanced electric, hybrid electric, and fuel cell vehicular power systems," *IEEE Trans. Power Electron.*, vol. 21, no. 3, pp. 567–577, May 2006.
- [6] M. Orellana, S. Petibon, B. Estivals, and C. Alonso, "Four switch buck-boost converter for photovoltaic dc-dc power applications," in *Proc. 36th Annu. Conf. IEEE Ind. Electron. Soc.*, 2010, pp. 469–474.
- [7] C.-W. Chen, K.-H. Chen, and Y.-M. Chen, "Modeling and controller design for a four-switch buck-boost converter in distributed maximum power point tracking PV system applications," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 1663–1668.
- [8] B. Sahu and G. A. Rincon-Mora, "A low voltage, dynamic, noninverting, synchronous buck-boost converter for portable applications," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 443–452, Mar. 2004.
- [9] Y. - J. Lee, A. Khaligh, and A. Emadi, "A compensation technique for smooth transitions in a noninverting buck-boost converter," *IEEE Trans. Power Electron.*, vol. 24, no. 4, pp. 1002–1015, Apr. 2009.
- [10] C. Yao, X. Ruan, W. Cao, and P. Chen, "A two-mode control scheme with input voltage feed-forward for the two-switch buck-boost dc-dc converter," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2037–2048, Apr. 2014.
- [11] L. Callegaro, M. Ciobotaru, D. J. Pagano, E. Turano, and J. E. Fletcher, "A simple smooth transition technique for the noninverting buck-boost converter," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 4906–4915, Jun. 2018.
- [12] J.-J. Chen, P.-N. Shen, and Y.-S. Hwang, "A high-efficiency positive buck-boost converter with mode-select circuit and feed-forward techniques," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4240–4247, Sep. 2013.
- [13] N. Zhang, G. Zhang, and K. W. See, "Systematic derivation of dead-zone elimination strategies for the noninverting synchronous buck-boost converter," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3497–3508, Apr. 2018.
- [14] Z. Yu, H. Kapels, and K. Hoffmann, "High efficiency bidirectional dc-dc converter with wide input and output voltage ranges for battery systems," in *Proc. PCIM Europe; Int. Exhib. Conf. Power Electron., Intell. Motion, Renewable Energy Energy Manage.*, 2015, pp. 1–8.
- [15] P. Vinciarelli, "Buck-boost dc-dc switching power conversion," U.S. Patent US006788033B2, Sep. 2004.
- [16] K. Xia, Z. Li, Y. Qin, Y. Yuan, and Q. Yuan, "Minimising peak current in boundary conduction mode for the four-switch buck-boost dc/dc converter with soft switching," *IET Power Electron.*, vol. 12, no. 4, pp. 944–954, Apr. 2019.
- [17] S. Waffler and J. W. Kolar, "A novel low-loss modulation strategy for high-power bidirectional buck+boost converters," *IEEE Trans. Power Electron.*, vol. 24, no. 6, pp. 1589–1599, Jun. 2009.
- [18] Z. Zhou, H. Li, and X. Wu, "A constant frequency ZVS control system for the four-switch buck-boost dc-dc converter with reduced inductor current," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 5996–6003, Jul. 2019.
- [19] Q. Liu, Q. Qian, M. Zheng, S. Xu, W. Sun, and T. Wang, "An improved quadrangle control method for four-switch buck-boost converter with reduced loss and decoupling strategy," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 10827–10841, Sep. 2021.
- [20] J. Fang, X. Ruan, X. Huang, R. Dong, X. Wu, and J. Lan, "A PWM plus phase-shift control for four-switch buck-boost converter to achieve ZVS in full input voltage and load range," *IEEE Trans. Ind. Electron.*, vol. 69, no. 12, pp. 12698–12709, Dec. 2022.
- [21] X. Huang, Q. Li, Z. Liu, and F. C. Lee, "Analytical loss model of high voltage GaN HEMT in cascode configuration," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2208–2219, May 2014.
- [22] L. Xiao, X. Ruan, R. Dong, Y. Jiang, and T. Fu, "Analysis and modeling of a four-switch buck-boost converter with PWM plus phase-shift control," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2023, pp. 1307–1314.
- [23] R. A. Gardenghi and R. C. Houlne, "Power supply consideration for pulsed solid-state radar," in *Proc. 19th IEEE Symp. Power Modulators*, 1990, pp. 146–152.
- [24] K. Yao, M. Xu, Y. Meng, and F. C. Lee, "Design considerations for VRM transient response based on the output impedance," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1270–1277, Nov. 2003.
- [25] J. Chen, X. Du, Q. Luo, X. Zhang, P. Sun, and L. Zhou, "A review of switching oscillations of wide bandgap semiconductor devices," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13182–13199, Dec. 2020.



Renxi Dong received the B.S. degree in electrical engineering and automation from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2020, where he is currently working toward the M.S. degree in electrical engineering.

His current research interests include soft-switching technology and small-signal modeling of the dc–dc converter.



Lingxuan Xiao (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering and automation from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2021, where she is currently working toward the M.S. degree in electrical engineering.

Her current research interests include the bidirectional dc–dc converter, soft-switching dc–dc converters, and small-signal modeling of the dc–dc converters.



Xinbo Ruan (Fellow, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1991 and 1996, respectively.

In 1996, he was with the Faculty of Electrical Engineering Teaching and Research Division, NUAA, where he became a Professor with the College of Automation Engineering in 2002. From August to October 2007, he was a Research Fellow with the Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong.

From March 2008 to September 2011, he was also with the School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China. He has authored or coauthored 13 books and more than 300 technical papers published in journals and conferences. His main research interests include resonant and soft-switching power converters, power converter topologies and control, grid-connected converters and system for renewable energy, modeling and stability of power converters, and envelop tracking power supply.

Dr. Ruan was a recipient of Sustainable Energy Systems Technical Achievement Award from IEEE Power Electronics Society in 2022, the Delta Scholarship by the Delta Environment and Education Fund in 2003, and was a recipient of the Special Appointed Professor of the Chang Jiang Scholars Program by the Ministry of Education, China, in 2007. From 2005 to 2013, and since 2017 again, he has been a Vice President of the China Power Supply Society. From 2014 to 2016, he was a Vice Chair of the Technical Committee on Renewable Energy Systems within IEEE Industrial Electronics Society. He is currently an Editor for IEEE JOURNAL OF EMERGING AND SELECTED TOPICS ON POWER ELECTRONICS, and an Associate Editor for IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY, IEEE TRANSACTIONS ON POWER ELECTRONICS, and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS – II. He was the General Chair of IPEMC-ECCE Asia 2020 and the General Secretary of IPEMC-ECCE Asia 2009, a Technical Program Committee Chair of IEEE 7th Annual Energy Conversion Congress and Exposition, and a Tutorial Committee Chair of IEEE 12th Annual Energy Conversion Congress and Exposition.