

A Unified Frequency-Domain Model of Analog and Digital PWM DC–DC Converter Considering PWM Delay

Yuan Chen , Bo Zhang , Senior Member, IEEE, Dongyuan Qiu , Senior Member, IEEE, and Fan Xie , Member, IEEE

Abstract—In this article, the effect of the pulsewidth-modulation (PWM) delay on the stability of PWM dc–dc converters is analyzed. First, a unified frequency-domain model considering the PWM delay is proposed. Based on the proposed model, the physical mechanism of the PWM delay is the sampling characteristic of the modulation process rather than the digital controller. As the analog PWM (APWM) and digital PWM (DPWM) converters both have the modulation process, they both have the PWM delay. Then, the different stabilities of APWM and DPWM converters are compared, which are caused by the state feedback introduced by the output ripple in the APWM converter. As these differences are not caused by the additional time delay in the DPWM converter, when other parameters are the same, the DPWM converter is not always more unstable than the APWM converter. These influences are rarely reported in existing analyses of the modulation and can only be reflected by the proposed model. Finally, the stability of basic converters is analyzed by the proposed model. Compared with existing models, only the proposed model can reflect the different stabilities between the APWM and DPWM converters accurately, which is ensured by experiment results.

Index Terms—Analog pulsewidth modulation (APWM), digital pulsewidth modulation (DPWM), frequency-domain model, pulsewidth-modulation (PWM) delay, stability.

I. INTRODUCTION

THE pulsewidth-modulation (PWM) dc–dc converter plays an important role in the dc microgrid and distribution generation [1], [2], [3]. Generally, the PWM dc–dc converter has two main control methods: analog control and digital control. Compared with analog control, digital control has plenty of advantages such as good expansibility, complex computing ability, and low susceptibility to the environmental factor [4]. Thus, it was often predicted since the 1990s that digital control would soon become the new standard for all dc–dc switching

converters [5]. However, although the cost of the digital controller has reduced dramatically in the last few decades, the basic analog controller of the dc–dc converter is still cheaper than the digital controller. Besides, the analog controller naturally has infinite bandwidth. However, the bandwidth of the digital controller is limited by the sampling process. Due to the above advantages, the analog controller still has a huge market share, which is continuously growing in recent years [6]. For the moment, the analog- and digital-controlled dc–dc converters are both important and indispensable components of the existing application, and it is important to research both of them.

To analyze the performance of these converters, the converter model is indispensable, which can be divided into the discrete-time model and frequency-domain model. The two models both have their advantages. The discrete-time model has good accuracy, which is the same as the simulation. Compared with the discrete-time model, the accuracy of the frequency-domain model is relatively low. However, the frequency-domain model has a compact structure and can provide the bode diagram of the converter, which is important for stability analysis and controller design. Therefore, in recent years, a large number of studies on stability analysis and controller design of the analog PWM (APWM) converter [7], [8], [9] and the digital PWM (DPWM) converter [10], [11], [12], [13], [14], [15] are based on frequency-domain models. Except for the discrete-time model, it is necessary to analyze the frequency-domain model of the converter as well.

The state-space average (SSA) model is a classical frequency-domain model [16], [17], [18]. In the SSA model, the state matrix and input matrix are the weighted averages of those in each mode. Based on the SSA model, plenty of nonlinear behaviors of the PWM dc–dc converter have been analyzed, such as the non-minimum phase phenomenon of the boost converter and the new method to avoid this issue [19], [20], [21]. However, the SSA model is not enough to represent all the nonlinear behaviors of the PWM dc–dc converter. In the SSA model, all terms related to the switching period and all effects of the ripple and modulation on the converter stability are ignored. Therefore, the SSA model is less accurate than the discrete-time model and it can only reflect the low-frequency dynamics of PWM converters [22], [23]. To increase the accuracy of the frequency-domain model

Manuscript received 17 January 2023; revised 13 May 2023 and 5 August 2023; accepted 2 September 2023. Date of publication 7 September 2023; date of current version 23 October 2023. This work was supported by the National Natural Science Foundation of China under Grant U2166601. Recommended for publication by Associate Editor J. Lam. (Corresponding author: Bo Zhang.)

The authors are with the School of Electric Power, South China University of Technology, Guangzhou 510640, China (e-mail: yuanchensd@163.com; epbzhang@scut.edu.cn; epdyqiu@scut.edu.cn; epfxie@scut.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2023.3312694>.

Digital Object Identifier 10.1109/TPEL.2023.3312694

TABLE I
DIFFERENCES BETWEEN THE PROPOSED MODEL AND EXISTING MODELS

Model	Consideration of the PWM Delay	Cause of the PWM Delay	Stabilities of DPWM and APWM Converters
SSA	Not considered	Not considered	Their stabilities are the same
DA	Not considered	Not considered	Their stabilities are the same
MFA	Not considered	Not considered	Their stabilities are the same
ZOH	Only in the DPWM converter	Digital controller	DPWM converters are always more unstable
DF	Only in the DPWM converter	Digital controller	DPWM converters are always more unstable
Proposed	In both APWM and DPWM converters	Modulation process	DPWM converters are not always more unstable

without destroying its compact structure, continuous efforts have been made.

For the APWM converter, the frequency-domain model is mainly corrected by considering the ripple more finely. In the discrete average (DA) model [24], [25], the effect of the equivalent series resistance (ESR) of the output capacitor is analyzed. Due to the ESR, the inductor current ripples in the output voltage, which equivalently introduces additional inductor current feedback and affects the stability of the converter. Following the DA model, the output ripple is analyzed more finely in the multifrequency average (MFA) model [26], [27], [28], [29]. In the MFA model, the output ripple is caused by both the ESR and discontinuous output current, and the output of the controller contains a significant switching ripple when the controller bandwidth is large. Based on the basic MFA model, the model of converters with different switching frequencies is further built in [30] and [31], and the beat frequency oscillator is analyzed.

For the DPWM converter, except for the time delay caused by the zero-order holder (ZOH) of the analog-to-digital converter (ADC) and the computational delay, another kind of time delay named the PWM delay is analyzed. In the ZOH model [32], [33], [34], [35], [36], the PWM delay is considered to be caused by the ZOH of controller output, which leads to a time delay of the half-sampling period. In the describing function (DF) model [37], [38], [39], the PWM delay is caused by the time delay between the update moment of the modulation signal and the moment when the modulation signal intersects the carrier. The value of this time delay varies for carriers. Based on these explanations, the PWM delay is caused by the digital controller, and the APWM converter has no PWM delay.

However, in the existing models, the PWM delay is not considered properly. For the SSA, DA, and MFA models, the PWM delays in the APWM and DPWM converters are both ignored. For the ZOH and DF models, the PWM delay in the APWM converter is ignored. The existing analyses are not enough to reflect the influence of PWM delay on the stability of APWM and DPWM converters accurately. Therefore, this article provides a detailed analysis of the PWM delay. To show the novelty of the proposed model, the differences between the proposed model and existing models are compared and listed in Table I, and the main contributions are summarized as follows.

- 1) A unified frequency-domain model considering the PWM delay is proposed. In existing models, the PWM delay is considered to be caused by the digital controller, which only occurs in the DPWM converter. However, in the proposed model, the PWM delay is caused by modulation. As the APWM and DPWM converters both have the

modulation process, they both have the PWM delay as well.

- 2) Based on the proposed model, the different stabilities of APWM and DPWM converters are compared, which are caused by the state feedback introduced by the output ripple in the APWM converter. As these differences are not caused by the additional time delay in the DPWM converter, when other parameters are the same, the DPWM converter is not always more unstable than the APWM converter. These influences are rarely reported in existing analyses of the modulation and can only be reflected by the proposed model.
- 3) The effects of the above PWM delay and state feedback on the stability of basic converters are analyzed. Compared with existing models, only the proposed model can reflect the different effects of the PWM delay and state feedback in the APWM and DPWM converters. The proposed model is more accurate than the existing models.

The rest of this article is organized as follows. The proposed frequency-domain model is deduced in Section II. The stabilities of APWM and DPWM converters are compared in Section III. The experiments are shown in Section IV, whose results ensure the validity of theoretical analyses. Finally, Section V concludes this article.

II. PROPOSED MODEL

In this section, the principle of the proposed model is derived. First, an augmented time-variant model is obtained. Then, the time-variant model is transferred into the time-invariant model. Finally, a frequency-domain model is obtained from the time-invariant model, and the open-loop transfer functions are obtained.

A. Augmented Time-Variant Model

In the mode k , the PWM dc-dc converter can be represented by time-variant state-space equations

$$\begin{cases} \dot{\mathbf{x}}(t) = \mathbf{A}_k \mathbf{x}(t) + \mathbf{B}_k V_{in}(t) \\ v_o(t) = \mathbf{C}_k \mathbf{x}(t) \end{cases} \quad (1)$$

where $\mathbf{x}(t)$, $V_{in}(t)$, $v_o(t)$, \mathbf{A}_k , \mathbf{B}_k , and \mathbf{C}_k are the state vector, input voltage, output voltage, state matrix, input matrix, and output matrix of the converter, respectively.

If the transfer function of the controller is $H(s)$, the controller can be expressed as following time-invariant state-space equations:

$$\begin{cases} \dot{\mathbf{x}}_C(t) = \mathbf{A}_C \mathbf{x}_C(t) + \mathbf{B}_C (V_{ref} - v_o(t)) \\ v_m(t) = \mathbf{C}_C \mathbf{x}_C(t) + \mathbf{D}_C (V_{ref} - v_o(t)) \end{cases} \quad (2)$$

where $\mathbf{x}_C(t)$, V_{ref} , $v_m(t)$, \mathbf{A}_C , \mathbf{B}_C , \mathbf{C}_C , and \mathbf{D}_C are the state vector, reference output voltage, controller output, state matrix, input matrix, output matrix, and direct transfer matrix of the controller, respectively, and

$$H(s) = \mathbf{C}_C(s\mathbf{E} - \mathbf{A}_C)^{-1}\mathbf{B}_C + \mathbf{D}_C. \quad (3)$$

For the analog controller, the controller can be realized by the analog system described by (2) directly. For the digital controller, the controller is realized by iteration. To eliminate the time delay caused by the ADC, the parameter of this iteration is generally designed with the bilinear transformation. And (2) is just an equivalent representation of its dynamic properties.

To simplify the analysis process, a uniform equation is obtained by combining (1) with (2). With this transformation, the whole system is transferred into the form of unit positive feedback [40], which is expressed as

$$\begin{cases} \dot{\mathbf{x}}^*(t) = \mathbf{A}_k^* \mathbf{x}^*(t) + \mathbf{B}_k^* \mathbf{u}^*(t) \\ v_m(t) = \mathbf{C}_k^* \mathbf{x}^*(t) + \mathbf{D}_C V_{\text{ref}} \end{cases} \quad (4)$$

where $\mathbf{x}^*(t)$, $\mathbf{u}^*(t)$, \mathbf{A}_k^* , \mathbf{B}_k^* , and \mathbf{C}_k^* are the augmented state vector, augmented input vector, augmented state matrix, augmented input matrix, and augmented output matrix, respectively, and

$$\begin{aligned} \mathbf{x}^*(t) &= [\mathbf{x}(t)^T \quad \mathbf{x}_C(t)^T]^T, \quad \mathbf{u}^*(t) = [V_{\text{in}}(t) \quad V_{\text{ref}}(t)]^T \\ \mathbf{A}_k^* &= \begin{bmatrix} \mathbf{A}_k & 0 \\ -\mathbf{B}_C \mathbf{C}_k & \mathbf{A}_C \end{bmatrix}, \quad \mathbf{B}_k^* = \begin{bmatrix} \mathbf{B}_k & 0 \\ 0 & \mathbf{B}_C \end{bmatrix} \\ \mathbf{C}_k^* &= [-\mathbf{D}_C \mathbf{C}_k \quad \mathbf{C}_C]. \end{aligned} \quad (5)$$

B. Proposed Time-Invariant Model

Generally, the frequency-domain model is obtained by the small-signal analysis of a time-invariant model. To transfer (4) into a time-invariant equation, the equivalent state variable \mathbf{x}_{eq} is used and

$$\begin{cases} \dot{\mathbf{x}}_{\text{eq}}(t) = \mathbf{A}_{\text{eq}} \mathbf{x}_{\text{eq}}(t) + \mathbf{B}_{\text{eq}} \mathbf{u}^*(t) \\ \mathbf{x}_{\text{eq}}(t_0) = \mathbf{x}^*(t_0) \end{cases} \quad (6)$$

where \mathbf{A}_{eq} is the equivalent state matrix, \mathbf{B}_{eq} is the equivalent input matrix, and t_0 is the initial time point.

If the relationship between $\mathbf{x}^*(t_0 + T)$ and $\mathbf{x}^*(t_0)$ is the same as the relationship between $\mathbf{x}_{\text{eq}}(t_0 + T)$ and $\mathbf{x}_{\text{eq}}(t_0)$, $\mathbf{x}_{\text{eq}}(t)$ has the same stability as $\mathbf{x}^*(t)$. For APWM converters with the trailing-edge carrier, the relationship between $\mathbf{x}^*(t_0 + T)$ and $\mathbf{x}^*(t_0)$ is

$$\begin{cases} \mathbf{x}^*(t_0 + T) = \Phi \mathbf{x}^*(t_0) + \Gamma \mathbf{u}^*(t_0) \\ \Phi = e^{\mathbf{A}_2^*(1-d_n)T} e^{\mathbf{A}_1^* d_n T} \\ \Gamma = \int_0^{(1-d_n)T} e^{-\mathbf{A}_2^* \tau} d\tau \mathbf{B}_2^* \\ \quad + e^{\mathbf{A}_2^*(1-d_n)T} \int_0^{d_n T} e^{-\mathbf{A}_1^* \tau} d\tau \mathbf{B}_1^* \end{cases} \quad (7)$$

where Φ and Γ are iteration matrices, and d_n is the duty cycle of the n th period.

For DPWM converters with the trailing-edge carrier, due to the ADC, the input of the digital controller is constant in a switching period. Therefore, the relationship between $\mathbf{x}^*(t_0 + T)$ and $\mathbf{x}^*(t_0)$ is different from that in APWM converters, which

is

$$\begin{cases} \mathbf{x}^*(t_0 + T) = \Phi \mathbf{x}^*(t_0) + \Gamma \mathbf{u}^*(t_0) \\ \Phi = \begin{bmatrix} e^{\mathbf{A}_2^*(1-d_n)T} e^{\mathbf{A}_1^* d_n T} & 0 \\ -\int_0^T e^{-\mathbf{A}_c \tau} d\tau \mathbf{B}_C \mathbf{C}_1 & e^{\mathbf{A}_c T} \end{bmatrix} \\ \Gamma = \int_0^{(1-d_n)T} e^{-\mathbf{A}_2^* \tau} d\tau \mathbf{B}_2^* \\ \quad + e^{\mathbf{A}_2^*(1-d_n)T} \int_0^{d_n T} e^{-\mathbf{A}_1^* \tau} d\tau \mathbf{B}_1^*. \end{cases} \quad (8)$$

And the relationship between $\mathbf{x}_{\text{eq}}(t_0 + T)$ and $\mathbf{x}_{\text{eq}}(t_0)$ is

$$\mathbf{x}_{\text{eq}}(t_0 + T) = e^{\mathbf{A}_{\text{eq}} T} \mathbf{x}_{\text{eq}}(t_0) + \int_0^T e^{-\mathbf{A}_{\text{eq}} \tau} d\tau \mathbf{B}_{\text{eq}} \mathbf{u}^*(t_0). \quad (9)$$

Comparing (7)–(8) with (9), the relationship among \mathbf{A}_{eq} , \mathbf{B}_{eq} , Φ , and Γ is

$$\Phi = e^{\mathbf{A}_{\text{eq}} T}, \quad \Gamma = \int_0^T e^{-\mathbf{A}_{\text{eq}} \tau} d\tau \mathbf{B}_{\text{eq}}. \quad (10)$$

Making the Taylor expansion and ignoring the high-order terms of switching period T in (10), \mathbf{A}_{eq} and \mathbf{B}_{eq} are

$$\begin{cases} \mathbf{A}_{\text{eq}} = \mathbf{A}_1^* d_n + \mathbf{A}_2^*(1-d_n) + \mathbf{A}_{\text{cor}} d_n(1-d_n)T \\ \quad + O(T^2) \\ \mathbf{B}_{\text{eq}} = \mathbf{B}_1^* d_n + \mathbf{B}_2^*(1-d_n) + \mathbf{B}_{\text{cor}} d_n(1-d_n)T \\ \quad + O(T^2) \end{cases} \quad (11)$$

where \mathbf{A}_{cor} and \mathbf{B}_{cor} are one-order correction matrices.

For APWM converters, \mathbf{A}_{cor} and \mathbf{B}_{cor} are

$$\begin{cases} \mathbf{A}_{\text{cor}} = 0.5(\mathbf{A}_2^* \mathbf{A}_1^* - \mathbf{A}_1^* \mathbf{A}_2^*) \\ \mathbf{B}_{\text{cor}} = 0.5(\mathbf{A}_2^* \mathbf{B}_1^* - \mathbf{A}_1^* \mathbf{B}_2^*) \end{cases}. \quad (12)$$

And for DPWM converters, they are

$$\begin{cases} \mathbf{A}_{\text{cor}} = 0.5 \begin{bmatrix} \mathbf{A}_2 \mathbf{A}_1 - \mathbf{A}_1 \mathbf{A}_2 & 0 \\ 0 & 0 \end{bmatrix} \\ \mathbf{B}_{\text{cor}} = 0.5(\mathbf{A}_2^* \mathbf{B}_1^* - \mathbf{A}_1^* \mathbf{B}_2^*) \end{cases}. \quad (13)$$

The derivation of (11)–(13) is shown in the Appendix.

For converters with other carriers, \mathbf{A}_{eq} and \mathbf{B}_{eq} are obtained by similar methods, and the results can be expressed as the following unified form:

$$\begin{cases} \mathbf{A}_{\text{eq}} = \mathbf{A}_1^* d_n + \mathbf{A}_2^*(1-d_n) + \alpha \mathbf{A}_{\text{cor}} d_n(1-d_n)T \\ \quad + O(T^2) \\ \mathbf{B}_{\text{eq}} = \mathbf{B}_1^* d_n + \mathbf{B}_2^*(1-d_n) + \alpha \mathbf{B}_{\text{cor}} d_n(1-d_n)T \\ \quad + O(T^2) \end{cases} \quad (14)$$

where α is a coefficient, whose value is 1, 0, and -1 for converters with the trailing-edge, triangular, and leading-edge carriers, respectively.

C. Proposed Frequency-Domain Model

The proposed frequency-domain model is obtained in two steps. In the first step, the model of the converter and controller is obtained by the small signal analysis of (6) and (14)

$$\begin{cases} \hat{\mathbf{x}}_{\text{eq}}(s) = \mathbf{G}_{xd}(s) \hat{d}_n(s) \\ \mathbf{G}_{xd}(s) = (s\mathbf{E} - \bar{\mathbf{A}}_{\text{eq}})^{-1} [(\mathbf{A}_1^* - \mathbf{A}_2^*) \bar{\mathbf{x}}_{\text{eq}} + (\mathbf{B}_1^* - \mathbf{B}_2^*) \bar{\mathbf{u}}^*] \\ \quad + \alpha (s\mathbf{E} - \bar{\mathbf{A}}_{\text{eq}})^{-1} (\mathbf{A}_{\text{cor}} \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_{\text{cor}} \bar{\mathbf{u}}^*) (1 - 2\bar{d}_n) T \end{cases} \quad (15)$$

where $\hat{\mathbf{x}}_{\text{eq}}(s)$ and $\hat{d}_n(s)$ are small disturbance values of corresponding variables, $\bar{\mathbf{x}}_{\text{eq}}$, $\bar{\mathbf{u}}^*$, \bar{d}_n , $\bar{\mathbf{A}}_{\text{eq}}$, and $\bar{\mathbf{B}}_{\text{eq}}$ are steady values




Fig. 1. Modulation process of the DPWM converter with different carriers. (a) Trailing-edge carrier. (b) Leading-edge carrier. (c) Triangular carrier.




Fig. 2. Modulation process of the APWM converter with different carriers. (a) Trailing-edge carrier. (b) Leading-edge carrier. (c) Triangular carrier.




Fig. 3. Control block diagrams of the proposed model.

of corresponding variables, $\mathbf{G}_{xd}(s)$ is the transfer function between the state vector and duty cycle, and \mathbf{E} is the unit matrix.

In the second step, the sampling process of the modulation is analyzed. The modulation processes of APWM and DPWM converters are shown in Figs. 1 and 2, where v_{CS} is the carrier, and v_{GS} is the switch signal. As shown in Figs. 1 and 2, due to the modulation, the value of the duty cycle d_n is only decided by the value of controller output $v_m(t)$ at the intersection time point. This process is the same as the sampling process of the ADC, where the output of the ADC is only decided by the input at the sampling time point. Therefore, as shown in Fig. 3, the modulation in the APWM and DPWM converter naturally constitutes a sampling process.

The sampling process of modulation leads to two influences on the control block diagrams. On the one hand, as shown in Fig. 3, the same as the ADC, the modulation contains a ZOH element, which is expressed as

$$G_{ZOH}(s) = \hat{d}_n(s)/\hat{v}_m(s) = (1 - e^{-sT})/sT \approx 1 - 0.5sT. \quad (16)$$

On the other hand, as shown in Figs. 1 and 2, for converters with different carriers and modulation methods, $v_m(t)$ is sampled at different time points. Due to the influence of the ripple, the transfer function between $\hat{v}_m(s)$ and $\hat{x}_{eq}(s)$ is varying, which is defined as

$$\mathbf{G}_{vx}(s) = \hat{v}_m(s)/\hat{x}_{eq}(s). \quad (17)$$

The exact value of $\mathbf{G}_{vx}(s)$ is listed in Table II. The detailed derivation of $\mathbf{G}_{vx}(s)$ is shown in the Appendix.

As shown in Fig. 3, the open-loop transfer function $G_{op}(s)$ of APWM and DPWM converters are both

$$G_{op}(s) = -\mathbf{G}_{vx}(s)\mathbf{G}_{xd}(s)G_{ZOH}(s). \quad (18)$$

Even if the ZOH of the ADC in the digital controller is eliminated by the bilinear transformation, the open-loop transfer function of the DPWM converter still contains a ZOH element, which is named the PWM delay. In the ZOH and DF models, it is considered to be caused by the digital controller. However, based on the proposed model, this PWM delay is caused by the modulation rather than the digital controller. As the APWM

TABLE II
TRANSFER FUNCTION BETWEEN STATE VECTOR AND CONTROLLER OUTPUT

Carrier	Value	
	APWM	DPWM
Trailing-edge	$\mathbf{G}_{vx}(s) = \frac{\mathbf{C}_1^* e^{\mathbf{A}_1^* \bar{d}_n T}}{1 - G_{\text{ZOH}}(s) \mathbf{C}_1^* e^{\mathbf{A}_1^* \bar{d}_n T} (\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) T}$	$\mathbf{G}_{vx}(s) = \mathbf{C}_1^*$
Leading-edge	$\mathbf{G}_{vx}(s) = \frac{\mathbf{C}_2^* e^{\mathbf{A}_2^* (1 - \bar{d}_n) T}}{1 + G_{\text{ZOH}}(s) \mathbf{C}_2^* e^{\mathbf{A}_2^* (1 - \bar{d}_n) T} (\mathbf{A}_2^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_2^* \bar{\mathbf{u}}^*) T}$	$\mathbf{G}_{vx}(s) = \mathbf{C}_2^*$
Triangular	$\mathbf{G}_{vx}(s) = \frac{0.5(\mathbf{C}_1^* e^{0.5\mathbf{A}_1^* \bar{d}_n T} + \mathbf{C}_2^* e^{-0.5\mathbf{A}_1^* \bar{d}_n T} e^{sT})}{1 - 0.5G_{\text{ZOH}}(s)(\mathbf{C}_1^* e^{0.5\mathbf{A}_1^* \bar{d}_n T} - \mathbf{C}_2^* e^{-0.5\mathbf{A}_1^* \bar{d}_n T})(\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) T}$	$\mathbf{G}_{vx}(s) = \mathbf{C}_1^*$

and DPWM converters both have the modulation element, they both contain this ZOH element as well. The main difference between APWM and DPWM converters is the exact value of $\mathbf{G}_{vx}(s)$, which is introduced by the ripple.

III. DIFFERENT STABILITY OF APWM AND DPWM CONVERTERS

In the proposed model, the difference between APWM and DPWM converters mainly occurs on the exact value of $\mathbf{G}_{vx}(s)$. In this section, the influence of this difference on the stability of the converter is analyzed.

A. Triangular Carrier

In the APWM converter with the triangular carrier, due to the influence of the ripple, $\mathbf{G}_{vx}(s)$ can counteract the ZOH element in (18) approximately. Generally, the difference between \mathbf{C}_1^* and \mathbf{C}_2^* is caused by the ESR of the output capacitor, which is relatively small and

$$\mathbf{C}_1^* \approx \mathbf{C}_2^*. \quad (19)$$

Substituting (19) into $\mathbf{G}_{vx}(s)$ of the APWM converter with the triangular carrier and ignoring the high-order terms of switching period T , $\mathbf{G}_{vx}(s)$ can be simplified as

$$\begin{aligned} \mathbf{G}_{vx}(s) &\approx \mathbf{C}_1^* (1 + e^{sT})/2 + O(T^2) \\ &= \mathbf{C}_1^*/G_{\text{ZOH}}(s) + O(T^2). \end{aligned} \quad (20)$$

Substituting (20) into (18), for the converter with the triangular carrier, when other parameters are the same, the relationship between the APWM converter's open-loop transfer function $G_{\text{op}_A}(s)$ and the DPWM converter's open-loop transfer function $G_{\text{op}_D}(s)$ is

$$G_{\text{op}_A}(s) = G_{\text{op}_D}(s)/G_{\text{ZOH}}(s) + O(T^2). \quad (21)$$

As shown in (21), due to the influence of the ripple, the APWM converter with the triangular carrier always has a less ZOH element than the DPWM converter with the triangular carrier. When other parameters are the same, the APWM converter with the triangular carrier is always more stable than the DPWM converter with the triangular carrier.

In the existing analyses of the ZOH and DF models, the converter with the triangular carrier is mainly analyzed. According to their conclusion, the PWM delay is caused by the digital controller, which only occurs in the DPWM converter [32], [33],

[34], [35], [36], [37], [38], [39]. This elimination phenomenon only occurs in the APWM converter with the triangular carrier, which is a probable reason for this misunderstanding.

B. Trailing-Edge and Leading-Edge Carriers

In converters with trailing-edge and leading-edge carriers, the ZOH is no more eliminated. Ignoring the high-order terms of switching period T , $\mathbf{G}_{vx}(s)$ of the APWM converter with the trailing-edge carrier can be expressed as

$$\mathbf{G}_{vx}(s) = \mathbf{C}_1^* + \mathbf{G}_{\text{add}}(s)T + O(T^2) \quad (22)$$

$$\mathbf{G}_{\text{add}}(s) = \mathbf{C}_1^* \frac{\mathbf{A}_1^* \bar{d}_n + \mathbf{C}_1^* (\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) \mathbf{E}}{1 - \mathbf{C}_1^* (\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) T}. \quad (23)$$

And $\mathbf{G}_{vx}(s)$ of the APWM converter with the leading-edge carrier can be expressed as

$$\mathbf{G}_{vx}(s) = \mathbf{C}_2^* + \mathbf{G}_{\text{add}}(s)T + O(T^2) \quad (24)$$

$$\mathbf{G}_{\text{add}}(s) = \mathbf{C}_2^* \frac{\mathbf{A}_2^* (1 - \bar{d}_n) + \mathbf{C}_2^* (\mathbf{A}_2^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_2^* \bar{\mathbf{u}}^*) \mathbf{E}}{1 - \mathbf{C}_2^* (\mathbf{A}_2^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_2^* \bar{\mathbf{u}}^*) T}. \quad (25)$$

Substituting (22) and (24) into (18), for the converter with trailing-edge and leading-edge carriers, when other parameters are the same, the relationship between the open-loop transfer function of the APWM and DPWM converters is

$$\begin{aligned} G_{\text{op}_A}(s) &= G_{\text{op}_D}(s) - \mathbf{G}_{\text{add}}(s) \mathbf{G}_{x_d}(s) G_{\text{ZOH}}(s) T \\ &\quad + O(T^2). \end{aligned} \quad (26)$$

Compared with $G_{\text{op}_D}(s)$, $G_{\text{op}_A}(s)$ contains additional state feedback. As shown in (23) and (25), the value of $\mathbf{G}_{\text{add}}(s)$ is decided by the state matrix, input matrix, and output matrix of the converter and controller. Therefore, the influence of this state feedback on the stability varies for converters and carriers. When other parameters are the same, the stability of the APWM converter can be worse than the DPWM converter, which will be shown in the next section.

IV. VERIFICATION

A. Application Guideline of the Proposed Model

To make sure that the proposed model is not only suitable for special PWM dc-dc converters, the proposed model is derived by the matrix form and no specific parameter of the converter exists in the derivation. In this section, it is shown how to substitute the




Fig. 4. Topologies of basic PWM dc-dc converters. (a) Boost converter. (b) Buck converter. (c) Buck-boost converter. (d) Double-boost converter. (e) SEPIC converter. (f) Cuk converter.

TABLE III
MATRIXES OF CONVERTERS

Item	Boost	Buck	Buck-boost	Double-boost	SEPIC	Cuk
$x(t)$	$[i_{L1} \ v_{C1}]^T$	$[i_{L1} \ v_{C1}]^T$	$[i_{L1} \ v_{C1}]^T$	$[i_{L1} \ i_{L2} \ v_{C1}]^T$	$[i_{L1} \ i_{L2} \ v_{C2} \ v_{C1}]^T$	$[i_{L1} \ i_{L2} \ v_{C2} \ v_{C1}]^T$
A_1	$\begin{bmatrix} \frac{-r_{\Sigma 1}}{L_1} & 0 \\ 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 1}}{L_1} & \frac{-k_R}{C_1} \\ \frac{k_R}{C_1} & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 1}}{L_1} & 0 \\ 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 1}}{L_1} & 0 & 0 \\ 0 & \frac{-r_{\Sigma 1}}{L_2} & 0 \\ 0 & 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 1}}{L_1} & \frac{-r_{\Sigma 1}}{L_2} & 0 & 0 \\ \frac{-r_{\Sigma 1}}{L_2} & \frac{-r_{\Sigma 4}}{L_2} & \frac{1}{L_2} & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 1}}{L_1} & \frac{-r_{\Sigma 1}}{L_2} & 0 & 0 \\ \frac{-r_{\Sigma 1}}{L_2} & \frac{-r_{\Sigma 7}}{L_2} & \frac{1}{L_2} & \frac{-k_R}{L_2} \\ 0 & 0 & \frac{-1}{C_2} & 0 \\ 0 & 0 & 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$
A_2	$\begin{bmatrix} \frac{-r_{\Sigma 3}}{L_1} & \frac{-k_R}{C_1} \\ \frac{k_R}{C_1} & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 2}}{L_1} & \frac{-k_R}{C_1} \\ \frac{k_R}{C_1} & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 3}}{L_1} & \frac{-k_R}{C_1} \\ \frac{k_R}{C_1} & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 3}}{L_1} & 0 & \frac{-k_R}{2C_1} \\ 0 & \frac{-r_{\Sigma 3}}{L_2} & \frac{-k_R}{2C_1} \\ \frac{k_R}{2C_1} & \frac{k_R}{2C_1} & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 5}}{L_1} & \frac{-r_{\Sigma 6}}{L_1} & \frac{-1}{L_1} & \frac{-k_R}{L_1} \\ \frac{-r_{\Sigma 6}}{L_2} & \frac{-r_{\Sigma 3}}{L_2} & 0 & \frac{-k_R}{L_2} \\ \frac{1}{C_2} & 0 & 0 & 0 \\ \frac{k_R}{C_1} & \frac{k_R}{C_1} & 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$	$\begin{bmatrix} \frac{-r_{\Sigma 5}}{L_1} & \frac{-r_{\Sigma 5}}{L_2} & \frac{-1}{L_1} & 0 \\ \frac{-r_{\Sigma 5}}{L_2} & \frac{-r_{\Sigma 3}}{L_2} & \frac{-1}{L_2} & \frac{-k_R}{L_2} \\ 0 & 0 & 0 & 0 \\ 0 & \frac{k_R}{C_1} & 0 & \frac{-k_R}{C_1 R_L} \end{bmatrix}$
B_1	$[\frac{1}{L_1} \ 0]^T$	$[\frac{1}{L_1} \ 0]^T$	$[\frac{1}{L_1} \ 0]^T$	$[\frac{1}{L_1} \ \frac{1}{L_2} \ 0]^T$	$[\frac{1}{L_1} \ 0 \ 0 \ 0]^T$	$[\frac{1}{L_1} \ 0 \ 0 \ 0]^T$
B_2	$[\frac{1}{L_1} \ 0]^T$	$[0 \ 0]^T$	$[0 \ 0]^T$	$[\frac{1}{2L_1} \ \frac{1}{2L_2} \ 0]^T$	$[\frac{1}{L_1} \ 0 \ 0 \ 0]^T$	$[\frac{1}{L_1} \ 0 \ 0 \ 0]^T$
C_1	$[0 \ k_R]$	$[k_R r_{C1} \ k_R]$	$[0 \ k_R]$	$[0 \ 0 \ k_R]$	$[0 \ 0 \ 0 \ k_R]$	$[0 \ k_R r_{C1} \ 0 \ k_R]$
C_2	$[k_R r_{C1} \ k_R]$	$[k_R r_{C1} \ k_R]$	$[k_R r_{C1} \ k_R]$	$[\frac{k_R r_{C1}}{2} \ \frac{k_R r_{C1}}{2} \ k_R]$	$[k_R r_{C1} \ k_R r_{C1} \ 0 \ k_R]$	$[0 \ k_R r_{C1} \ 0 \ k_R]$

parameters of PWM dc-dc converters and controllers into the proposed model to analyze the stability. Several examples are provided, which include boost, buck, buck-boost, double-boost [41], SEPIC, and cuk converters.

The application of the proposed model can be divided into the following five steps.

In the first step, the state-space equations of the converter in (1) are obtained by the mode analysis of the PWM dc-dc converter. The detailed procedure for deriving state-space equations of the PWM dc-dc converter is available in [42, Sec. III], which is not repeated here. In this verification, the topologies of the six examples are shown in Fig. 4, and the matrixes in the state-space equations of converters are listed in Table III, where

$$\begin{aligned} k_R &= R_L / (R_L + r_{C1}), \quad r_{\Sigma 1} = r_{L1,2} + r_{S1,2} \\ r_{\Sigma 2} &= r_{L1,2} + r_D, \quad r_{\Sigma 3} = r_{\Sigma 2} + k_R r_{C1} \\ r_{\Sigma 4} &= r_{\Sigma 1} + r_{C2}, \quad r_{\Sigma 5} = r_{\Sigma 2} + r_{C2} \\ r_{\Sigma 6} &= r_D + k_R r_{C1}, \quad r_{\Sigma 7} = r_{\Sigma 4} + k_R r_{C1}. \end{aligned} \quad (27)$$

And the parameters of the main circuit are listed in Table IV, whose design process is shown in the Appendix.

In the second step, the state-space equations of the controller in (2) are obtained by the transfer function of the controller. This is a general model transform in the modern control theory, whose detailed process can be found in [43, Sec. II] and is not repeated here as well. In this verification, the controller is constituted by the proportional-integral (PI) and lead-compensation controller, whose transfer function is

$$H(s) = \left(K_P + \frac{K_I}{s} \right) \frac{1 + s/\omega_B}{1 + s/(\beta\omega_B)}. \quad (28)$$

And matrixes in the state-space equations of the controller are

$$\begin{aligned} A_C &= \begin{bmatrix} -\beta\omega_B & 0 \\ K_I & 0 \end{bmatrix}, \quad B_C = \begin{bmatrix} \beta\omega_B(1-\beta) \\ \beta K_I \end{bmatrix} \\ C_C &= [K_P \ 1], \quad D_C = \beta K_P. \end{aligned} \quad (29)$$

The parameters of the controller are listed in Table V, whose design process is shown in the Appendix. For converters with the leading-edge carrier, two experiments are made for each converter, which are signed by case 1 and case 2.

In the third step, the state-space equations of the augmented time-variant model in (4) are obtained. In this verification,

TABLE IV
PARAMETERS OF CONVERTERS

Parameter	Sign	Value					
		Boost	Buck	Buck-boost	Double-boost	SEPIC	Cuk
Input voltage	V_{in}	25V	50V	40V	25V	25V	20V
Switching frequency	f	10kHz	10kHz	10kHz	10kHz	10kHz	10kHz
Reference voltage	V_{ref}	50V	35V	30V	75V	30V	40V
Inductance	$L_{1,2}$	500 μ H	500 μ H	500 μ H	500 μ H	500 μ H	500 μ H
Capacitance	$C_{1,2}$	100 μ F	100 μ F	100 μ F	100 μ F	100 μ F	100 μ F
Load resistance	R_L	50 Ω	20 Ω	20 Ω	50 Ω	20 Ω	30 Ω
ESR of inductor	$r_{L1,2}$	200m Ω	200m Ω	200m Ω	200m Ω	200m Ω	200m Ω
ESR of capacitor	$r_{C1,2}$	10m Ω	10m Ω	10m Ω	10m Ω	10m Ω	10m Ω
ESR of MOSFET	$r_{S1,2}$	40m Ω	40m Ω	40m Ω	40m Ω	40m Ω	40m Ω
ESR of diode	r_D	45m Ω	45m Ω	45m Ω	45m Ω	45m Ω	45m Ω
MOSFET	$S_{1,2}$	IRFP260N	IRFP260N	IRFP260N	IRFP260N	IRFP260N	IRFP260N
Diode	D	MBR20200	MBR20200	MBR20200	MBR20200	MBR20200	MBR20200

TABLE V
PARAMETERS OF CONTROLLERS

Converter	Carrier	Case	K_P	K_I	ω_B	β
Boost	Trailing-Edge	—	0.05	5	10000	3
	Leading-Edge	1	0.05	5	10000	6
	Leading-Edge	2	0.05	5	10000	1
	Triangular	—	0.05	5	10000	1.5
Buck	Trailing-Edge	—	0.04	12	10000	2
	Leading-Edge	1	0.04	12	10000	1
	Leading-Edge	2	0.04	12	10000	1.5
	Triangular	—	0.04	12	10000	1.2
Buck-Boost	Trailing-Edge	—	0.06	3	10000	3
	Leading-Edge	1	0.04	2	10000	6
	Leading-Edge	2	0.06	3	10000	1
	Triangular	—	0.04	2	10000	1.5
Double-Boost	Trailing-Edge	—	0.03	3	10000	3
	Leading-Edge	1	0.03	3	10000	6
	Leading-Edge	2	0.025	2.5	10000	1
	Triangular	—	0.025	2.5	10000	1.5
SEPIC	Trailing-Edge	—	0.04	8	10000	3
	Leading-Edge	1	0.04	8	10000	6
	Leading-Edge	2	0.04	8	10000	1
	Triangular	—	0.04	8	10000	1.5
Cuk	Trailing-Edge	—	0.04	4	10000	2
	Leading-Edge	1	0.04	4	10000	1
	Leading-Edge	2	0.04	4	10000	1.5
	Triangular	—	0.04	4	10000	1.2

they can be obtained by substituting matrixes of converters and controllers in Table III and (29) into (5).

In the fourth step, the open-loop transfer function of the PWM dc–dc converter is obtained by (18). As shown in Section II, the open-loop transfer function is represented by the matrixes in the augmented time-variant model explicitly. Therefore, the open-loop transfer function can be obtained by substituting matrixes of the augmented time-variant model into the proposed model directly.

In the final step, the stability of the PWM dc–dc converter is analyzed by the open-loop transfer function obtained by the proposed model. In this verification, the stability of the converter is analyzed with the bode diagram, which will be shown in the next section.

The application and derivation of the proposed mode are both based on the state-space equations of the converter and controller. For different converters and controllers, the values of matrixes are different. However, the mathematical forms of the state-space equations are the same. Therefore, as far as the




Fig. 5. Bode diagrams of converters with different carriers. (a) Boost converter. (b) Buck converter. (c) Buck-boost converter. (d) Double-boost converter. (e) SEPIC converter. (f) Cuk converter.

state-space equations of converters and controllers are obtained, stability analysis can be conducted by the proposed model with the aforementioned five steps uniformly. Furthermore, as demonstrated in textbooks [42] and [43], state-space equations are extensively utilized for analyzing PWM dc–dc converters and controllers, which can be obtained through definitive formulation. Therefore, the proposed model exhibits good adaptability in analyzing different PWM dc–dc converters.

B. Results of the Verification

On the one hand, the bode diagrams of converters with different carriers are compared, which are shown in Fig. 5. As this




Fig. 6. Bode diagrams of the boost converter with different modulation methods. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 7. Bode diagrams of the buck converter with different modulation methods. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 8. Bode diagrams of the buck-boost converter with different modulation methods. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 9. Bode diagrams of the double-boost converter with different modulation methods. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 10. Bode diagrams of the SEPIC converter with different modulation methods. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 11. Bode diagrams of the cuk converter with different modulation methods. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 12. Experiment waveforms of the boost converter. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 13. Experiment waveforms of the buck converter. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 14. Experiment waveforms of the buck-boost converter. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 15. Experiment waveforms of the double-boost converter. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 16. Experiment waveforms of the SEPIC converter. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.




Fig. 17. Experiment waveforms of the cuk converter. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.

comparison only makes sense when the controller parameters of converters with different carriers are the same, the controller parameter of converters with the leading-edge and triangular carriers are changed the same as converters with the trailing-edge carrier momentarily. The temporary changes mentioned here are limited to this particular comparison only and do not affect the controller parameters of converters used in other verifications.

As shown in Fig. 5, for the APWM boost, buck–boost, double-boost, and SEPIC converters, the $G_{op}(s)$ of converters with the trailing-edge carrier have a phase lag than those of converters with the triangular carrier. $G_{op}(s)$ of converters with the leading-edge carrier have a phase lead than those of converters with the triangular carrier. For the DPWM boost, buck–boost, double-boost, and SEPIC converters, the contrary is the case. For the APWM buck and cuk converters, $G_{op}(s)$ of converters with different carriers are almost the same. For the DPWM buck and cuk converters, the $G_{op}(s)$ of converters with different carriers have different phase-frequency characteristics. Therefore, for the APWM and DPWM converters with different carriers, the influences of PWM delay are different.

On the other hand, the bode diagrams of converters with different modulation methods are analyzed and compared with the experiment result. The results of the verification are summed and listed in Table VI. When the phase-frequency characteristic curve has no intersection with the -180° line, the magnitude margin is signed as $+\infty$. If the margins are positive, it means that based on this model, the converter is stable in this case. If the margins are negative, it means that based on this model, the converter is unstable in this case. Besides, for the six converters, the bode diagrams obtained by the proposed model and the exact time-variant model in the simulation are shown in Figs. 6–11.

The experiment results of these converters with APWM and DPWM are shown in Figs. 12–17.

The experiment results verify the analyses of the proposed model. First, the APWM converter contains the PWM delay as well. As shown in Figs. 6–11, after considering the PWM delay, the transfer function of the proposed model fits well with the transfer function of the exact model. However, without considering the PWM delay, the transfer function has a phase advance than the transfer function of the exact model at the high-frequency band. Ignoring the PWM delay leads to error at the high-frequency band, and the modeling of the APWM converter should consider the PWM delay as well.

Then, the stabilities of APWM and DPWM converters vary for different converters and carriers. As listed in Table VI, for the boost, buck–boost, double-boost, and SEPIC converters with triangular and leading-edge carriers, the DPWM converter is more unstable than the APWM converter. The same phenomenon also arises in buck and cuk converters with all three types of carriers. However, for the boost, buck–boost, double-boost, and SEPIC converters with the trailing-edge carrier, the APWM converter is more unstable than the DPWM converter. The stability of the DPWM converter is not always worse than the APWM converter, which is the same as the analysis in Section III.

Finally, only the proposed model can reflect all cases accurately. As listed in Table VI, for the six basic converters with three kinds of carriers, among all 24 cases, the stabilities of APWM and DPWM converters are different in 22 cases. For the SSA model, as the PWM delay in the APWM and DPWM converters are both ignored, the margins of APWM and DPWM converters

TABLE VI
RESULTS OF VERIFICATION

Converter Type	Carrier Type	PWM Type	Magnitude margin				Phase margin				Experiment Result
			SSA	ZOH	DF	Proposed	SSA	ZOH	DF	Proposed	
Boost	Trailing-Edge	APWM	13.7dB	13.7dB	13.7dB	-5.69dB	12.7°	12.7°	12.7°	-7.45°	Unstable
		DPWM	13.7dB	-2.94dB	-3.17dB	3.71dB	12.7°	-3.97°	-4.32°	3.82°	Stable
	Leading-Edge (Case 1)	APWM	17.4dB	17.4dB	17.4dB	+∞dB	18.1°	18.1°	18.1°	39.8°	Stable
		DPWM	17.4dB	1.84dB	2.10dB	-3.39dB	18.1°	2.09°	2.38°	-4.70°	Unstable
	Leading-Edge (Case 2)	APWM	-4.13dB	-4.13dB	-4.13dB	3.96dB	-4.93°	-4.93°	-4.93°	2.84°	Stable
		DPWM	-4.13dB	-10.7dB	-10.6dB	-12.7dB	-4.93°	-20.3°	-20.0°	-28.3°	Unstable
Triangular	APWM	3.33dB	3.33dB	3.33dB	2.81dB	3.10°	3.10°	3.10°	2.67°	Stable	
	DPWM	3.33dB	-7.93dB	-7.93dB	-7.60dB	3.10°	-13.4°	-13.4°	-12.5°	Unstable	
Buck	Trailing-Edge	APWM	+∞dB	+∞dB	+∞dB	+∞dB	25.3°	25.3°	25.3°	27.0°	Stable
		DPWM	+∞dB	1.57dB	-4.21dB	-4.55dB	25.3°	2.13°	-6.92°	-8.10°	Unstable
	Leading-Edge (Case 1)	APWM	+∞dB	+∞dB	+∞dB	+∞dB	9.35°	9.35°	9.35°	9.72°	Stable
		DPWM	+∞dB	-7.13dB	-2.70dB	-2.74dB	9.35°	-12.7°	-3.58°	-3.48°	Unstable
	Leading-Edge (Case 2)	APWM	+∞dB	+∞dB	+∞dB	+∞dB	19.2°	19.2°	19.2°	19.4°	Stable
		DPWM	+∞dB	-2.47dB	5.23dB	5.89dB	19.2°	-3.67°	5.75°	5.96°	Stable
Triangular	APWM	+∞dB	+∞dB	+∞dB	+∞dB	13.9°	13.9°	13.9°	13.9°	Stable	
	DPWM	+∞dB	-5.24dB	-5.24dB	-5.24dB	13.9°	-8.56°	-8.56°	-8.56°	Unstable	
Buck-Boost	Trailing-Edge	APWM	10.8dB	10.8dB	10.8dB	-5.34dB	15.7°	15.7°	15.7°	-7.58°	Unstable
		DPWM	10.8dB	-4.12dB	-2.72dB	3.68dB	15.7°	-7.85°	-4.95°	5.53°	Stable
	Leading-Edge (Case 1)	APWM	17.7dB	17.7dB	17.7dB	+∞dB	24.6°	24.6°	24.6°	42.0°	Stable
		DPWM	17.7dB	3.71dB	2.15dB	-2.20dB	24.6°	5.71°	3.41°	-4.08°	Unstable
	Leading-Edge (Case 2)	APWM	-4.02dB	-4.02dB	-4.02dB	5.98dB	-5.08°	-5.08°	-5.08°	4.02°	Stable
		DPWM	-4.02dB	-12.0dB	-12.6dB	-14.5dB	-5.08°	-26.5°	-29.1°	-39.3°	Unstable
Triangular	APWM	6.28dB	6.28dB	6.28dB	6.20dB	7.21°	7.21°	7.21°	7.10°	Stable	
	DPWM	6.28dB	-5.66dB	-5.66dB	-5.36dB	7.21°	-11.3°	-11.3°	-10.5°	Unstable	
Double-Boost	Trailing-Edge	APWM	10.8dB	10.8dB	10.8dB	-4.41dB	9.08°	9.08°	9.08°	-6.76°	Unstable
		DPWM	10.8dB	-2.32dB	-2.51dB	1.98dB	9.08°	-3.44°	-3.75°	2.34°	Stable
	Leading-Edge (Case 1)	APWM	13.0dB	13.0dB	13.0dB	+∞dB	18.1°	18.1°	18.1°	32.6°	Stable
		DPWM	13.0dB	0.83dB	1.09dB	-2.52dB	18.1°	1.04°	1.35°	-3.82°	Unstable
	Leading-Edge (Case 2)	APWM	-1.83dB	-1.83dB	-1.83dB	2.31dB	-2.70°	-2.70°	-2.70°	2.63°	Stable
		DPWM	-1.83dB	-6.60dB	-6.50dB	-8.26dB	-2.70°	-13.5°	-13.2°	-19.1°	Unstable
Triangular	APWM	2.98dB	2.98dB	2.98dB	2.67dB	3.49°	3.49°	3.49°	3.17°	Stable	
	DPWM	2.98dB	-4.37dB	-4.37dB	-4.12dB	3.49°	-7.92°	-7.92°	-7.33°	Unstable	
SEPIC	Trailing-Edge	APWM	12.2dB	12.2dB	12.2dB	-5.28dB	16.7°	16.7°	16.7°	-8.71°	Unstable
		DPWM	12.2dB	-2.59dB	-3.70dB	3.03dB	16.7°	-4.83°	-7.20°	4.62°	Stable
	Leading-Edge (Case 1)	APWM	15.8dB	15.8dB	15.8dB	+∞dB	24.4°	24.4°	24.4°	49.4°	Stable
		DPWM	15.8dB	1.72dB	3.18dB	-2.57dB	24.4°	2.95°	5.30°	-5.06°	Unstable
	Leading-Edge (Case 2)	APWM	-2.18dB	-2.18dB	-2.18dB	14.4dB	-2.92°	-2.92°	-2.92°	7.40°	Stable
		DPWM	-2.18dB	-9.81dB	-9.24dB	-11.7dB	-2.92°	-22.9°	-20.7°	-32.3°	Unstable
Triangular	APWM	4.12dB	4.12dB	4.12dB	4.03dB	5.04°	5.04°	5.04°	4.93°	Stable	
	DPWM	4.12dB	-7.33dB	-7.33dB	-6.95dB	5.04°	-15.9°	-15.9°	-14.7°	Unstable	
Cuk	Trailing-Edge	APWM	14.1dB	14.1dB	14.1dB	11.2dB	19.4°	19.4°	19.4°	18.6°	Stable
		DPWM	14.1dB	1.87dB	-3.12dB	-3.59dB	19.4°	3.00°	-5.53°	-6.89°	Unstable
	Leading-Edge (Case 1)	APWM	11.0dB	11.0dB	11.0dB	8.12dB	13.7°	13.7°	13.7°	11.9°	Stable
		DPWM	11.0dB	-6.84dB	-2.48dB	-2.42dB	13.7°	-12.0°	-3.50°	-3.29°	Unstable
	Leading-Edge (Case 2)	APWM	13.2dB	13.2dB	13.2dB	9.47dB	17.5°	17.5°	17.5°	15.3°	Stable
		DPWM	13.2dB	-1.86dB	4.35dB	4.85dB	17.5°	-3.00°	5.86°	6.17°	Stable
Triangular	APWM	12.1dB	12.1dB	12.1dB	12.1dB	17.1°	17.1°	17.1°	17.1°	Stable	
	DPWM	12.1dB	-4.75dB	-4.75dB	-4.75dB	17.1°	-7.94°	-7.94°	-7.94°	Unstable	

are the same, and the SSA model cannot reflect the stability of converters accurately. After considering the PWM delay in the DPWM converter, the ZOH and DF models are more accurate than the SSA model.

For converters with the triangular carrier, the ZOH and DF models have good accuracy. However, due to inaccurate physical interpretation and description of PWM delay in the ZOH and DF models, they still cannot achieve an accurate prediction of stability. For the APWM and DPWM boost, buck-boost, double-boost, and SEPIC converters with the trailing-edge carrier, the stability predicted by the ZOH and DF model is just opposite to the experiment results. For the APWM and DPWM boost, buck-boost, double-boost, and SEPIC converters with leading-edge carriers, the stabilities are different in the two cases of each converter. But their stabilities predicted by the ZOH and DF models are the same, which is different from the experiment

results as well. Besides, the ZOH model cannot predict the stability of the buck and cuk converters with trailing-edge and leading-edge carriers.

Compared with the above three models, only the results of the proposed model fit well with the experiment results in all cases. After considering the PWM delay and state feedback caused by the ripple, the proposed model can reflect the stability of different converters, controllers, and carriers with a unified model, which is more accurate than other models.

V. CONCLUSION

In this article, the effect of PWM delay on the stability of PWM dc-dc converters is analyzed. A unified frequency-domain model considering the PWM delay is proposed. Based on the proposed model, the physical mechanism of the PWM delay is

the sampling characteristic of the modulation process rather than the digital controller. As the APWM and DPWM converters both have the modulation process, they both have the PWM delay. Besides, the different stabilities of APWM and DPWM converters are compared, which are caused by the state feedback introduced by the output ripple in the APWM converter. For converters with the triangular carrier, this state feedback eliminates the PWM delay, and the stability of the APWM converter is always better than the DPWM converter. However, for converters with other carriers, the PWM delay is no more eliminated and the effect of this state feedback varies for different converters and carriers. These influences are rarely reported in existing analyses of the modulation and can only be reflected by the proposed model.

To ensure the above analyses, the stability of basic converters is analyzed by the proposed model, whose results are compared with existing models and experiments. Compared with existing models, only the proposed model can reflect the different effects of PWM delay and state feedback in APWM and DPWM converters. The proposed model is more accurate than the existing models. Generally, the stability analysis and stabilization control of PWM dc-dc converters are based on these models. The proposed method is a potential alternative to these models when high precision is required.

APPENDIX

A. Derivations in the Proposed Model

First, the derivation of (11)–(13) is shown. The Taylor expansions of Φ and Γ in (7) are

$$\begin{cases} \Phi = \mathbf{E} + \mathbf{A}_1^* d_n T + \mathbf{A}_2^* (1 - d_n) T + \frac{1}{2} \mathbf{A}_1^{*2} d_n^2 T^2 \\ \quad + \mathbf{A}_2^* \mathbf{A}_1^* d_n (1 - d_n) T^2 + \frac{1}{2} \mathbf{A}_2^{*2} (1 - d_n)^2 T^2 \\ \quad + O(T^3) \\ \Gamma = \mathbf{B}_1^* d_n T + \mathbf{B}_2^* (1 - d_n) T + \frac{1}{2} \mathbf{A}_1^* \mathbf{B}_1^* d_n^2 T^2 \\ \quad + \mathbf{A}_2^* \mathbf{B}_1^* d_n (1 - d_n) T^2 + \frac{1}{2} \mathbf{A}_2^* \mathbf{B}_2^* (1 - d_n)^2 T^2 \\ \quad + O(T^3) \end{cases} \quad (\text{A1})$$

The Taylor expansions of Φ and Γ in (8) are

$$\begin{cases} \Phi = \mathbf{E} + \begin{bmatrix} \mathbf{A}_{\text{ave}} & 0 \\ -\mathbf{B}_C \mathbf{C}_1 & \mathbf{A}_C \end{bmatrix} T + \frac{1}{2} \begin{bmatrix} \mathbf{A}_{\text{ave}}^2 & 0 \\ -\mathbf{A}_C \mathbf{B}_C \mathbf{C}_1 & \mathbf{A}_C^2 \end{bmatrix} T^2 \\ \quad + \frac{1}{2} \begin{bmatrix} \mathbf{A}_2 \mathbf{A}_1 - \mathbf{A}_1 \mathbf{A}_2 & 0 \\ 0 & 0 \end{bmatrix} d_n (1 - d_n) T^2 + O(T^3) \\ \Gamma = \mathbf{B}_1^* d_n T + \mathbf{B}_2^* (1 - d_n) T + \frac{1}{2} \mathbf{A}_2^* \mathbf{B}_2^* (1 - d_n)^2 T^2 \\ \quad + \mathbf{A}_2^* \mathbf{B}_1^* d_n (1 - d_n) T^2 + \frac{1}{2} \mathbf{A}_1^* \mathbf{B}_1^* d_n^2 T^2 + O(T^3) \end{cases} \quad (\text{A2})$$

where

$$\mathbf{A}_{\text{ave}} = \mathbf{A}_1 d_n + \mathbf{A}_2 (1 - d_n). \quad (\text{A3})$$

And the Taylor expansions of Φ and Γ in (10) are

$$\begin{cases} \Phi = \mathbf{E} + \mathbf{A}_{\text{eq}} T + \frac{1}{2} \mathbf{A}_{\text{eq}}^2 T^2 + O(T^3) \\ \Gamma = \mathbf{B}_{\text{eq}} T + \frac{1}{2} \mathbf{A}_{\text{eq}} \mathbf{B}_{\text{eq}} T^2 + O(T^3) \end{cases} \quad (\text{A4})$$

Comparing (A1)–(A2) with (A4) and ignoring the difference between \mathbf{C}_1 and \mathbf{C}_2 , (11)–(13) can be obtained.

Then, the exact value of $\mathbf{G}_{vx}(s)$ in Table II is derived. As shown in Fig. 1, for the DPWM converter, $v_m(t)$ is constant in a switching period. Therefore, as shown in Table II, $\mathbf{G}_{vx}(s)$ is equal to the output matrix directly.

As shown in Fig. 2, for the APWM converter, $v_m(t)$ is varying in a switching period. According to (4) and (6), $v_m(t)$ can be obtained by $\mathbf{x}_{\text{eq}}(t)$ and $\mathbf{u}^*(t)$. As shown in Fig. 2(a), for converters with the trailing-edge carrier, d_n is equal to $v_m(nT + d_n T)$

$$\begin{aligned} v_m(nT + d_n T) &= \mathbf{C}_1^* e^{\mathbf{A}_1^* d_n T} \mathbf{x}_{\text{eq}}(t) + \mathbf{D}_C V_{\text{ref}} \\ &\quad + \mathbf{C}_1^* \int_0^{d_n T} e^{-\mathbf{A}_1^* \tau} d\tau \mathbf{B}_1^* \mathbf{u}^*(t). \end{aligned} \quad (\text{A5})$$

As shown in Fig. 2(b), for converters with the leading-edge carrier, d_n is equal to $v_m(nT + T - d_n T)$

$$\begin{aligned} v_m(nT + T - d_n T) &= \mathbf{C}_2^* e^{\mathbf{A}_2^* (1 - d_n) T} \mathbf{x}_{\text{eq}}(t) + \mathbf{D}_C V_{\text{ref}} \\ &\quad + \mathbf{C}_2^* \int_0^{(1 - d_n) T} e^{-\mathbf{A}_2^* \tau} d\tau \mathbf{B}_2^* \mathbf{u}^*(t). \end{aligned} \quad (\text{A6})$$

As shown in Fig. 2(c), for converters with the triangular carrier, d_n is equal to the average value of $v_m(nT + 0.5d_n T)$ and $v_m(nT + T - 0.5d_n T)$

$$\begin{aligned} v_m(nT + 0.5d_n T) &= \mathbf{C}_1^* e^{\mathbf{A}_1^* 0.5d_n T} \mathbf{x}_{\text{eq}}(t) + \mathbf{D}_C V_{\text{ref}} \\ &\quad + \mathbf{C}_1^* \int_0^{0.5d_n T} e^{-\mathbf{A}_1^* \tau} d\tau \mathbf{B}_1^* \mathbf{u}^*(t) \end{aligned} \quad (\text{A7})$$

$$\begin{aligned} v_m(nT + T - 0.5d_n T) &= \mathbf{C}_1^* e^{-\mathbf{A}_1^* 0.5d_n T} \mathbf{x}_{\text{eq}}(t + T) + \mathbf{D}_C V_{\text{ref}} \\ &\quad + \mathbf{C}_1^* \int_0^{-0.5d_n T} e^{-\mathbf{A}_1^* \tau} d\tau \mathbf{B}_1^* \mathbf{u}^*(t + T). \end{aligned} \quad (\text{A8})$$

Considering the modulation process expressed by (16), the relationship between $\hat{v}_m(s)$ and $\hat{\mathbf{x}}_{\text{eq}}(s)$ can be obtained by the small-signal analysis of (A5)–(A8)

$$\begin{aligned} \hat{v}_m(s) &= \mathbf{G}_{vx}^*(s) \hat{\mathbf{x}}_{\text{eq}}(s) + G_{vd}(s) \hat{d}_n(s) \\ &= \frac{\mathbf{G}_{vx}^*(s)}{1 - G_{vd}(s) G_{\text{ZOH}}(s)} \hat{\mathbf{x}}_{\text{eq}}(s). \end{aligned} \quad (\text{A9})$$

For converters with the trailing-edge carrier, transfer functions in (A9) are

$$\begin{cases} \mathbf{G}_{vx}^*(s) = \mathbf{C}_1^* e^{\mathbf{A}_1^* \bar{d}_n T} \\ G_{vd}(s) = \mathbf{C}_1^* e^{\mathbf{A}_1^* \bar{d}_n T} (\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) T \end{cases} \quad (\text{A10})$$

For converters with the leading-edge carrier, they are

$$\begin{cases} \mathbf{G}_{vx}^*(s) = \mathbf{C}_2^* e^{\mathbf{A}_2^* (1 - \bar{d}_n) T} \\ G_{vd}(s) = -\mathbf{C}_2^* e^{\mathbf{A}_2^* (1 - \bar{d}_n) T} (\mathbf{A}_2^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_2^* \bar{\mathbf{u}}^*) T \end{cases} \quad (\text{A11})$$

For converters with the triangular carrier, they are

$$\begin{cases} \mathbf{G}_{vx}^*(s) = 0.5 \left(\mathbf{C}_1^* e^{0.5 \mathbf{A}_1^* \bar{d}_n T} + \mathbf{C}_2^* e^{-0.5 \mathbf{A}_1^* \bar{d}_n T} e^{sT} \right) \\ G_{vd}(s) = 0.5 \mathbf{C}_1^* e^{0.5 \mathbf{A}_1^* \bar{d}_n T} (\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) T \\ \quad - 0.5 \mathbf{C}_2^* e^{-0.5 \mathbf{A}_1^* \bar{d}_n T} (\mathbf{A}_1^* \bar{\mathbf{x}}_{\text{eq}} + \mathbf{B}_1^* \bar{\mathbf{u}}^*) T \end{cases} \quad (\text{A12})$$

Substituting (A10)–(A12) into (A9), $\mathbf{G}_{vx}(s)$ of the APWM converter in Table II can be obtained.

B. Parameter Design of the Verification

First, the parameter design process of the converter is shown. For the input voltage, output voltage, and load resistance, the voltage level and power level are similar to the previous modeling research of PWM dc-dc converter, which is common in the application [28], [29], [30], [31].

For the inductor, the inductance is chosen to make sure that the converter is in continuous conduction mode (CCM). Based on the mode analysis of basic converters [41], [44], the inductance L should satisfy the following equations:

$$L \geq \begin{cases} \frac{1}{2} \bar{d}_n (1 - \bar{d}_n)^2 R_L T, & \text{Boost} \\ \frac{1}{2} (1 - \bar{d}_n) R_L T, & \text{Buck} \\ \frac{1}{2} (1 - \bar{d}_n)^2 R_L T, & \text{Buck-boost} \\ \frac{1}{2} \bar{d}_n (1 - \bar{d}_n)^2 (1 + \bar{d}_n)^{-1} R_L T, & \text{Double-boost} \\ \frac{1}{2} \bar{d}_n^{-1} (1 - \bar{d}_n)^2 R_L T, & \text{Other.} \end{cases} \quad (\text{A13})$$

As calculated by (A13), for the boost, buck, buck-boost, double-boost, SEPIC, and cuk converters, the inductance should be larger than 312.5 μH , 300 μH , 326.5 μH , 208.3 μH , 378.8 μH , and 250 μH , respectively. Therefore, the inductance is chosen as 500 μH .

For the capacitor, the capacitance is chosen to make sure that the peak-to-peak value of output voltage ripple ΔV_o is lower than 1 V. Based on the mode analysis of basic converters [41], [44], the capacitance C should satisfy the following equations:

$$C \geq \begin{cases} (1 - \bar{d}_n) V_o T^2 / (8 \Delta V_o L), & \text{Buck and cuk} \\ \bar{d}_n I_o T \Delta V_o^{-1}, & \text{Other} \end{cases} \quad (\text{A14})$$

where I_o is the output current.

As calculated by (A14), for the boost, buck, buck-boost, double-boost, SEPIC, and cuk converters, the capacitance should be larger than 50 μF , 26.3 μF , 64.2 μF , 75 μF , 81.8 μF , and 33.3 μF , respectively. Therefore, the capacitance is chosen as 100 μF .

For the MOSFET and diode, the maximum voltage stresses of the boost, buck, buck-boost, double-boost, SEPIC, and cuk converters are 50 V, 50 V, 70 V, 75 V, 55 V, and 60 V, respectively. Generally, the breakdown voltage of switch devices should be two to four times the voltage stress. Therefore, the IRFP260N and MBR20200 are used, whose breakdown voltage is 200 V.

Then, the parameter design process of the controller is shown. The main purpose of the verification is to show the different effects of APWM and DPWM on the converter. Therefore, to make a fair comparison, the same controller parameters should be used for the analog and digital controllers. Otherwise, the difference is caused by the different controller parameters rather than the different PWM delays. Besides, the controller parameters are designed to make the converter close to the critical point between stable and unstable operation. In this way, the different effects of APWM and DPWM can be observed by the stable and unstable operation of the converter directly, which can enhance the persuasion of the verification.




Fig. 18. Bode diagram of $H(s)/H(z)$. (a) Trailing-edge carrier. (b) Leading-edge carrier (case 1). (c) Leading-edge carrier (case 2). (d) Triangular carrier.

Besides, for the DPWM converter, the discrete controller $H(z)$ is obtained by the bilinear transformation of (28)

$$H(z) = \left(K_P + K_I \frac{T}{2} \frac{z+1}{z-1} \right) \frac{T(z+1) + 2(z-1)/\omega_B}{T(z+1) + 2(z-1)/(\beta\omega_B)}. \quad (\text{A15})$$

To make sure that the difference is not caused by the error of the bilinear transformation, the bode diagram of $H(s)/H(z)$ is shown in Fig. 18. As shown in Fig. 18, in the frequency band of the research, for the used controller, the maximum magnitude error is 1.42 dB, and the maximum phase error is 2.42°. These errors are much smaller than the difference between APWM and DPWM converters in the research, which can be ignored. The transfer function of the controller in the APWM and DPWM converters can be seen as the same.

REFERENCES

- [1] B. Liu, H. Ben, X. Zhang, T. Meng, and X. Wang, "Stabilization of a cascaded AC-DC-DC system with small bus capacitance based on small signal analysis," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4650–4659, Sep./Oct. 2018.
- [2] X. Zhang, Q. C. Zhong, and W.L. Ming, "Stabilization of cascaded DC/DC converters via adaptive series-virtual-impedance control of the load converter," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6057–6063, Sep. 2016.
- [3] A. Aldaheri and A. H. Etemadi, "Stabilization and performance preservation of DC-DC cascaded systems by diminishing output impedance margin," *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1481–1489, Mar./Apr. 2018.
- [4] B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 438–446, Jan. 2003.
- [5] Y. F. Liu, E. Meyer, and X. Liu, "Recent developments in digital control strategies for DC/DC switching power converters," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2567–2577, Nov. 2009.

- [6] Texas Instruments Incorporated, "Texas instruments 2022 annual report," Mar. 14, 2023. [Online]. Available: <https://investor.ti.com/static-files/677a654b-c544-4394-a09c-24a93c32aec7>
- [7] X. Zhang, X. Ruan, and Q. C. Zhong, "Improving the stability of cascaded DC/DC converter systems via shaping the input impedance of the load converter with a parallel or series virtual impedance," *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7499–7512, Dec. 2015.
- [8] Y. Gu, D. Zhang, X. Wu, and X. Zhang, "Research on stability improvement of the cascaded DC–DC converters based on AC signal sampling control method," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4547–4559, May 2018.
- [9] G. Zhou, Y. Li, M. Leng, Z. Gong, and G. Xu, "Stabilizing effect of load converter in cascaded system considering ripple interaction," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 68, no. 1, pp. 296–300, Jan. 2021.
- [10] X. Zhang, Q. C. Zhong, V. Kadiramanathan, J. He, and J. Huang, "Source-side series-virtual-impedance control to improve the cascaded system stability and the dynamic performance of its source converter," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5854–5866, Jun. 2019.
- [11] A. Khan, S. D'silva, A. Y. Fard, M. B. Shadmand, and H. Abu-Rub, "On stability of PV clusters with distributed power reserve capability," *IEEE Trans. Ind. Electron.*, vol. 68, no. 5, pp. 3928–3938, May 2021.
- [12] O. Lorzadeh, I. Lorzadeh, M. N. Soltani, and A. Hajizadeh, "Source-side virtual RC damper-based stabilization technique for cascaded systems in DC microgrids," *IEEE Trans. Energy Convers.*, vol. 36, no. 3, pp. 1883–1895, Sep. 2021.
- [13] B. He, W. Chen, H. Mu, D. Zhan, and C. Zhang, "Small-signal stability analysis and criterion of triple-stage cascaded DC system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 2, pp. 2576–2586, Apr. 2022.
- [14] Z. Shan, S. Fan, X. Liu, X. Ding, and Z. Li, "Transient mitigation using an auxiliary circuit in cascaded DC–DC converter systems with virtual impedance control," *IEEE Trans. Ind. Electron.*, vol. 69, no. 5, pp. 4652–4664, May 2022.
- [15] O. Lorzadeh, I. Lorzadeh, M. N. Soltani, A. Hajizadeh, and K. Jessen, "Active load stabilization of cascaded systems in DC microgrids using adaptive parallel-virtual-resistance control scheme," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 11, no. 4, pp. 3726–3737, Aug. 2023.
- [16] G. W. Wester and R. D. Middlebrook, "Low-frequency characterization of switched DC–DC converters," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-9, no. 3, pp. 376–385, May 1973.
- [17] R. D. Middlebrook and S. Cuk, "A general unified approach to modelling switching-converter power stages," *Int. J. Electron.*, vol. 42, no. 6, pp. 521–550, Jun. 1977.
- [18] R. D. Middlebrook, "Input filter consideration in design and application of switching regulators," in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, 1976, pp. 366–382.
- [19] T. Kobaku, R. Poola, and V. Agarwal, "Design of robust PID controller using PSO-based automated QFT for nonminimum phase boost converter," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 69, no. 12, pp. 4854–4858, Dec. 2022.
- [20] F. A. Villarroel et al., "Stable shortest horizon FCS-MPC output voltage control in non-minimum phase boost-type converters based on input-state linearization," *IEEE Trans. Energy Convers.*, vol. 36, no. 2, pp. 1378–1391, Jun. 2021.
- [21] T. Kobaku, R. Jeyasenthil, S. Sahoo, R. Ramchand, and T. Dragicovic, "Quantitative feedback design-based robust PID control of voltage mode controlled DC-DC boost converter," *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 68, no. 1, pp. 286–290, Jan. 2021.
- [22] R. Tymerski and D. Li, "Extended ripple analysis of PWM DC-to-DC converters," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 588–595, Oct. 1993.
- [23] B. Lehman and R. M. Bass, "Switching frequency dependent averaged models for PWM DC-DC converters," *IEEE Trans. Power Electron.*, vol. 11, no. 1, pp. 89–98, Jan. 1996.
- [24] D. J. Shortt and F. C. Lee, "Improved switching converter model using discrete and averaging techniques," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-19, no. 2, pp. 190–202, Mar. 1983.
- [25] D. J. Shortt and F. C. Lee, "Extensions of the discrete-average models for converter power stages," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-20, no. 3, pp. 279–289, May 1984.
- [26] Y. Qiu, M. Xu, K. Yao, J. Sun, and F. C. Lee, "Multifrequency small-signal model for buck and multiphase buck converters," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1185–1192, Sep. 2006.
- [27] Y. Qiu, M. Xu, J. Sun, and F. C. Lee, "A generic high-frequency model for the nonlinearities in buck converters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1970–1977, Sep. 2007.
- [28] S. Hsiao, D. Chen, C. Chen, and H. Nien, "A new multiple-frequency small-signal model for high-bandwidth computer V-core regulator applications," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 733–742, Jan. 2016.
- [29] X. Li, X. Ruan, X. Xiong, Q. Jin, and C. K. Tse, "Stability issue of cascaded systems with consideration of switching ripple interaction," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 7040–7052, Jul. 2019.
- [30] X. Yue, F. Zhuo, S. Yang, Y. Pei, and H. Yi, "A matrix-based multifrequency output impedance model for beat frequency oscillation analysis in distributed power systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 1, pp. 80–92, Mar. 2016.
- [31] X. Yue, D. Boroyevich, F. C. Lee, F. Chen, R. Burgos, and F. Zhuo, "Beat frequency oscillation analysis for power electronic converters in DC nanogrid based on crossed frequency output impedance matrix model," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3052–3064, Apr. 2018.
- [32] X. Li, X. Wu, Y. Geng, X. Yuan, C. Xia, and X. Zhang, "Wide damping region for LCL-type grid-connected inverter with an improved capacitor-current-feedback method," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 5247–5259, Sep. 2015.
- [33] J. Ma, X. Wang, F. Blaabjerg, L. Harnefors, and W. Song, "Accuracy analysis of the zero-order hold model for digital pulse width modulation," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10826–10834, Dec. 2018.
- [34] Z. Lin, X. Ruan, H. Zhang, and L. Wu, "A generalized real-time computation method with dual-sampling mode to eliminate the computation delay in digitally controlled inverters," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 5186–5195, May 2022.
- [35] H. Zhang, X. Wang, Y. He, D. Pan, and X. Ruan, "A compensation method to eliminate the impact of time delay on capacitor-current active damping," *IEEE Trans. Ind. Electron.*, vol. 69, no. 7, pp. 7512–7516, Jul. 2022.
- [36] S. He, D. Zhou, X. Wang, Z. Zhao, and F. Blaabjerg, "A review of multisampling techniques in power electronics applications," *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10514–10533, Sep. 2022.
- [37] D. M. V. Sype, K. D. Gusseme, F. M. L. L. D. Belie, A. P. V. Bossche, and J. A. Melkebeek, "Small-signal z-domain analysis of digitally controlled converters," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 470–478, Mar. 2006.
- [38] I. Z. Petric, P. Mattavelli, and S. Buso, "Passivation of grid-following VSCs: A comparison between active damping and multi-sampled PWM," *IEEE Trans. Power Electron.*, vol. 37, no. 11, pp. 13205–13216, Nov. 2022.
- [39] I. Z. Petric, P. Mattavelli, and S. Buso, "Multi-sampled grid-connected VSCs: A path toward inherent admittance passivity," *IEEE Trans. Power Electron.*, vol. 37, no. 7, pp. 7675–7687, Jul. 2022.
- [40] Y. Chen, B. Zhang, F. Xie, D. Qiu, and Y. Chen, "The time-invariant polynomial model of fixed-frequency PWM DC-DC converter applying normalized coordinate transformation," *IEEE Trans. Power Electron.*, vol. 36, no. 11, pp. 13200–13214, Nov. 2021.
- [41] A. Maitra and D. Debnath, "A transformerless doubly boost DC-DC converter for grid connected solar photovoltaic systems," in *Proc. IEEE 8th India Int. Conf. Power Electron.*, 2018, pp. 1–6.
- [42] X. Zhang, *Advanced Power Electronics*. Beijing, China: China Mach. Press, 2011.
- [43] Z. Bubnicki, *Modern Control Theory*. Boston, MA, USA: Springer, 2005.
- [44] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*. Boston, MA, USA: Springer, 2007.



Yuan Chen was born in Shandong, China, in 1996. He received the B.S. degree in electrical engineering and automation in 2018 from the School of Electric Power, South China University of Technology, Guangzhou, China, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include topology, nonlinear analysis, and control of power electronics.



Bo Zhang (Senior Member, IEEE) was born in Shanghai, China, in 1962. He received the B.S. degree in electrical engineering from Zhejiang University, Hangzhou, China, in 1982, the M.S. degree in power electronics from Southwest Jiaotong University, Chengdu, China, in 1988, and the Ph.D. degree in power electronics from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 1994.

He is currently a Professor with the School of Electric Power, South China University of Technology, Guangzhou, China. He has authored or coauthored more than 600 papers and held more than 170 patents. He has authored nine monographs. His research interests include nonlinear analysis and control of power electronics, wireless power transfer technology, and ac drives.



Fan Xie (Member, IEEE) received the B.S. and M.S. degrees in physics and physical electronics from the School of Physics and Electron Engineering, Guangzhou University, Guangzhou, China, in 2008 and 2011, respectively, and the Ph.D. degree in power electronics from the South China University of Technology, Guangzhou, in 2014.

In 2014, he joined the School of Electric Power, South China University of Technology, where he has been an Associate Professor since 2018. His research interests include nonlinear dynamics of power electronic circuits and control of power supplies and ac drives.



Dongyuan Qiu (Senior Member, IEEE) was born in China in 1972. She received the B.Sc. and M.Sc. degrees in automation from the South China University of Technology, Guangzhou, China, in 1994 and 1997, respectively, and the Ph.D. degree in electronic engineering from the City University of Hong Kong, Kowloon, Hong Kong, in 2002.

She is currently a Professor with the School of Electric Power, South China University of Technology, Guangzhou. She has authored or coauthored three books and more than 200 papers and holds about 100 patents. Her main research interests include modeling of power electronic converters, wireless power transfer, and fault diagnosis.

Dr. Qiu is an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS.