

Variable Sampling Frequency-Based SM Power Loss Balancing Control for MMCs With Bypassed Faulty SMs

Huailong Li ^{1b}, Fujin Deng ^{1b}, *Senior Member, IEEE*, Jifeng Zhao ^{1b}, Jie Tian, Yu Lu, and Gang Li

Abstract—The modular multilevel converter (MMC) is one of the most appropriate topologies for high-power applications due to its high modularity and low harmonic distortion. As faulty submodules (SMs) are bypassed, the capacitor voltage and switching frequency of healthy SMs in the faulty arm will rise, which causes unbalanced power loss distribution among the arms of MMCs and affects the reliability of MMCs. This article proposes a variable sampling frequency-based power loss balancing control (VSF-PLBC), which can balance power loss distribution among the arms of MMCs through adjusting the sampling frequency for an arm inserted SM number to modify switching losses in power devices in the MMC with bypassed SMs. The proposed VSF-PLBC can effectively improve the reliability of the MMC with the balanced power loss distribution among the arms in the MMC with bypassed SMs. The proposed VSF-PLBC is simulated with the professional tool PSCAD/EMTDC and is validated on a down-scale MMC prototype. The simulation and experimental results confirm the effectiveness of the proposed VSF-PLBC.

Index Terms—Modular multilevel converter (MMC), power loss balancing, submodule (SM) bypass, variable sampling frequency.

I. INTRODUCTION

MODULAR multilevel converter (MMC), which was first introduced in 2003 [1], becomes one of the most promising topologies for high-power applications due to its modularity, scalability, high quality voltage, and high reliability [2], [3], [4].

The MMC consists of abundant submodules (SMs) and each SM may be a potential failure point [5], [6]. The bypass of faulty SMs will result in higher SM capacitor voltage and switching frequency in a faulty arm, which would cause unbalanced power

loss distribution among arms in MMC, and therefore threaten the reliability of the MMC [7], [8].

So far, a few studies have paid attention to the power loss optimization for MMCs, which can be divided into modulation strategies optimization-based method, circulating current control-based method, and SM capacitor voltage control-based method. The modulation strategies optimization-based method has been proposed to optimize power loss of the power device in the SM of the MMC. Picas et al. [9] and [10] proposed the discontinuous pulsewidth modulation with low switching frequency to optimize power losses of the MMC. Kim et al. [11] presented a hybrid pulsewidth modulation to optimize power losses by operating with the fundamental frequency modulation scheme for some SMs. However, the modulation strategies optimization-based method would affect the power quality owing to the low switching frequency.

Circulating current control-based method can optimize the power losses of the MMC. Zhao et al. [12] presented a power loss optimization control method, where the maximum power loss in the switch/diode of each SM can be effectively reduced through injecting optimum second-order harmonic current into the circulating current of MMC. Merlin and Mitcheson [13] proposed a power loss distribution control method for MMC based on second-order harmonic circulating current control, which results in a lower power loss difference between the top power device and bottom power device in each SM of the MMC. Bakhshizadeh et al. [14] introduced a power loss optimization control method by controlling the second-order harmonic circulating current in the arm to maintain loss constant to improve the reliability of MMC under all operating conditions. However, the circulating current control-based method will increase total power loss of the MMC.

The SM capacitor voltage control-based method also plays an important role in power loss optimization of the MMC. Deng et al. [15] presented a power loss optimization method, which can realize balanced SM power loss distribution in the same arm of the MMC through the voltage-balancing control for the virtual capacitor voltages in the MMC. Wang et al. [16] proposed an active power loss control method for the switches in the MMC based on the tradeoff between the switching loss balance control and the capacitor voltage control to reduce degree of power loss imbalance among SMs. Picas et al. [17] presented a power loss optimization method by introducing a weighted function of voltage and power losses to achieve evenly distributed switching

Manuscript received 20 November 2022; revised 17 February 2023; accepted 3 April 2023. Date of publication 17 April 2023; date of current version 19 May 2023. This work was supported in part by the National Natural Science Foundation of China under Project 52277173, and in part by the Science and Technology Projects of Jiangsu Province under Project BE2022016. Recommended for publication by Associate Editor M. ElMoursi. (*Corresponding author: Fujin Deng.*)

Huailong Li and Jifeng Zhao are with the School of Electrical Engineering, Southeast University, Nanjing 210096, China (e-mail: 230218875@seu.edu.cn; 230189827@seu.edu.cn).

Fujin Deng is with the School of Electrical Engineering, Southeast University, Nanjing 210096, China, and also with the Jiangsu Key Laboratory of Smart Grid Technology and Equipment, Nanjing 210096, China (e-mail: fdeng@seu.edu.cn).

Jie Tian, Yu Lu, and Gang Li are with the NR Electric Company, Ltd, Nanjing 211102, China (e-mail: tianj@nrec.com; luy@nrec.com; ligang@nrec.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2023.3267498>.

Digital Object Identifier 10.1109/TPEL.2023.3267498




Fig. 1. (a) Circuit diagram of MMCs. (b) Structure of SM.

and conduction power losses of the SMs in the MMC. However, the aforementioned methods increase the differences in the capacitor voltage spread among the SMs.

In this article, the SM power loss distribution among the different arms of the MMC with bypassed SMs is analyzed in detail, where the SM faults would cause different SM capacitor voltage and switching frequency among the arms of MMC. It would result in unbalanced SM power loss distribution among the arms in the MMC, and therefore affect the reliability of the MMC. In this article, a variable sampling frequency-based power loss balancing control (VSF-PLBC) is proposed for the MMC under SM faults. Through adjusting the sampling frequency for arm inserted SM number (AISN), the proposed VSF-PLBC can balance the SM power losses among the arms in the MMC with bypassed SMs. The proposed VSF-PLBC eliminates the power loss difference among the arms in the MMC with bypassed SMs, and therefore, it imposes the reliability of the MMC.

The rest of this article is organized as follows. Section II describes the MMC. Section III analyzes the characteristics of the MMC with bypassed SMs. Section IV analyzes the power loss of the MMC with bypassed SMs. Section V proposes the VSF-PLBC for the MMC with bypassed SMs. The system simulation and experiment are conducted in Sections VI and VII, respectively, to show the effectiveness of the proposed VSF-PLBC for the MMC. Finally, Section VIII concludes this article.

II. DESCRIPTIONS OF MMCs

A. Structure of MMCs

A three-phase MMC is shown in Fig. 1(a), which is made up of six arms. Each arm consists of N_n half-bridge SMs and an inductor L_s . Fig. 1(b) shows the i th ($i = 1, 2, \dots, N_n$) SM in the upper arm of phase A, which contains the switches/diodes (T_1/D_1 and T_2/D_2) and the capacitor C_{au} . A bypass switch K is equipped to bypass the faulty SMs [18].

Normally, the i th SM is controlled by the i th switching signal S_{au} as

$$S_{au} = \begin{cases} 1, & T_1 \text{ is on and } T_2 \text{ is off} \\ 0, & T_1 \text{ is off and } T_2 \text{ is on.} \end{cases} \quad (1)$$

B. Voltage-Balancing Control for MMCs

Fig. 2 shows the balancing adjusting number (BAN)-based capacitor voltage-balancing control for MMCs in the upper arm of phase A [19]. In Fig. 2, the capacitor voltage sampling frequency can be set the same as the system control frequency, which is more than the sampling frequency f_s for AISN. The AISN N_m is obtained by the reference y_{au} and the modulation strategy. And then, the number N_{in} of ON-state SMs in the arm is obtained by the sampling of AISN N_m at the sampling frequency f_s . The incremental number $\Delta N_{in_{inc}}$ of the ON-state SMs in the arm can be calculated as the difference of the ON-state SMs number $N_{in_{new}}$ at current sampling cycle and the ON-state SMs number $N_{in_{old}}$ at previous sampling cycle, as

$$\Delta N_{in_{inc}} = N_{in_{new}} - N_{in_{old}}. \quad (2)$$

The adjusted number N_{adj} of the SMs to be switched ON or OFF within this sampling cycle is

$$N_{adj} = |\Delta N_{in_{inc}}| + N_{ban} \quad (3)$$

where the N_{ban} is the BAN.

The actual switching number of the SMs to be switched ON among the $N_n - N_{in_{old}}$ OFF-state SMs and the actual switching number of the SMs to be switched OFF among the $N_{in_{old}}$ ON-state SMs are decided based on the direction of the arm current i_{au} and the $\Delta N_{in_{inc}}$, as follows.

- 1) $i_{au} > 0$ and $\Delta N_{in_{inc}} = 0$: Switch ON N_{ban} SMs with the lowest voltages among the $N_n - N_{in_{old}}$ OFF-state SMs. In addition, switch OFF N_{ban} SMs with the highest voltages among the $N_{in_{old}}$ ON-state SMs.
- 2) $i_{au} > 0$ and $\Delta N_{in_{inc}} > 0$: Switch ON N_{adj} SMs with the lowest voltages among the $N_n - N_{in_{old}}$ OFF-state SMs. In addition, switch OFF N_{ban} SMs with the highest voltages among the $N_{in_{old}}$ ON-state SMs.
- 3) $i_{au} > 0$ and $\Delta N_{in_{inc}} < 0$: Switch ON N_{ban} SMs with the lowest voltages among the $N_n - N_{in_{old}}$ OFF-state SMs. In addition, switch OFF N_{adj} SMs with the highest voltages among the $N_{in_{old}}$ ON-state SMs.
- 4) $i_{au} < 0$ and $\Delta N_{in_{inc}} = 0$: Switch ON N_{ban} SMs with the highest voltages among the $N_n - N_{in_{old}}$ OFF-state SMs. In addition, switch OFF N_{ban} SMs with the lowest voltages among the $N_{in_{old}}$ ON-state SMs.
- 5) $i_{au} < 0$ and $\Delta N_{in_{inc}} > 0$: Switch ON N_{adj} SMs with the highest voltages among the $N_n - N_{in_{old}}$ OFF-state SMs. In addition, switch OFF N_{ban} SMs with the lowest voltages among the $N_{in_{old}}$ ON-state SMs.
- 6) $i_{au} < 0$ and $\Delta N_{in_{inc}} < 0$: Switch ON N_{ban} SMs with the highest voltages among the $N_n - N_{in_{old}}$ OFF-state SMs. In addition, switch OFF N_{adj} SMs with the lowest voltages among the $N_{in_{old}}$ ON-state SMs.

III. CHARACTERISTICS ANALYSIS OF MMCs WITH BYPASSED FAULTY SMS

A. Analysis of SM Capacitor Voltage of MMCs With Bypassed Faulty SMs

The tolerant operation of spinning reserve is used for the MMC, where the MMC is equipped with redundant SMs, such




Fig. 2. BAN-based capacitor voltage-balancing control for MMCs.

as 10% redundant SMs [20]. When the MMC works normally, the redundant SMs operate in the same way as other SMs. When the SM fault occurs, only the faulty SM is bypassed from the arm. This tolerant operation of the MMC can achieve high SM utilization and high economic of the MMC system.

Assuming that all SM capacitor voltages are kept balanced by the voltage-balancing control [19], the rated SM capacitor voltage under normal operation condition is [21]

$$U_{cr} = \frac{V_{dc}}{N_n} \quad (4)$$

where V_{dc} is the dc-link voltage, as illustrated in Fig. 1(a).

Taking the SM faults in the upper arm of phase A as an example, the faulty SMs will be bypassed from the faulty arm by the bypass switch [22], and then, the SM capacitor voltage U_{cf} in the faulty arm will be

$$U_{cf} = \frac{U_{cr}}{1 - \lambda} \quad (5)$$

with

$$\lambda = \frac{N_{fau}}{N_n} \times 100\% \quad (6)$$

where λ is the proportion of bypassed SM number. N_{fau} is the number of bypassed SMs in the faulty arm.

According to (4)–(6), it can be observed that the SM capacitor voltage U_{cf} under SM fault is determined by corresponding λ . The U_{cf} increases along with the increase of λ , and the U_{cf} reduces along with the reduction of λ . Fig. 3 shows the SM capacitor voltage under different λ , which is derived from the simulation system in Section VI. It shows that the SM capacitor voltage increases along with the increase of λ .




Fig. 3. SM capacitor voltage under various λ .

B. Analysis of SM Switching Frequency of MMCs With Bypassed SMs

For the BAN-based voltage-balancing control [19], the average switching frequency f_{sw} of each SM in the arm can be calculated, as shown in the Appendix, as



$$f_{sw} = \frac{f_s}{1 - \lambda} \cdot \frac{N_{ban}}{N_n} + \frac{m}{T_f} \quad (7)$$

with

$$m = \frac{2\sqrt{(\omega L P)^2 + (3U_s^2 - \omega L Q)^2}}{3U_s V_{dc}} \quad (8)$$

where m is the modulation index. T_f is the fundamental cycle and $T_f = 2\pi/\omega$. ω is fundamental angular frequency and $\omega = 2\pi f$. f is the fundamental frequency. L_f is the filter inductor, as shown in Fig. 1. L is equivalent inductor as $L = L_f + L_s/2$. U_s is the phase voltage root mean square (rms) value of ac grid. P and Q are active and reactive power, respectively, as shown in Fig. 1(a).

From (7), it can be observed that the SM switching frequency f_{sw} is related to λ , where f_{sw} increases along with the increase of λ , and f_{sw} reduces along with the reduction of λ . Fig. 4 shows f_{sw} under different λ , which is derived from the simulation system

Fig. 4. SM switching frequency under various λ .Fig. 5. Upper arm current i_{au} of MMCs.

in Section VI. It can be observed that the f_{sw} increases along with the increase of λ .

IV. POWER LOSS ANALYSIS OF MMCs WITH BYPASSED SMS

A. Analytical Models of MMCs

In Fig. 1, based on the active power P , reactive power Q , and the phase voltage rms value U_s of the ac grid, the ac current in phase A can be obtained as [23]

$$i_a(t) = I_m \cdot \sin(\omega t + \varphi) \quad (9)$$

with

$$\begin{cases} I_m = \frac{\sqrt{2}}{3} \frac{\sqrt{P^2 + Q^2}}{U_s} \\ \varphi = \arctan\left(\frac{Q}{P}\right) \end{cases} \quad (10)$$

Suppose that the fundamental frequency circulating current is suppressed with the method [5] and the second-order harmonic circulating current is suppressed with the method [24], the upper arm current i_{au} in phase A can be described as

$$i_{au}(t) = \frac{i_a(t)}{2} + \frac{i_{dc}}{3} \quad (11)$$


with

$$i_{dc} = \frac{P}{V_{dc}} \quad (12)$$

where i_{dc} is dc-link current of MMCs, as shown in Fig. 1(a).

B. Analysis of SM Device Current

Fig. 5 shows the upper arm current i_{au} in one period T_f . Combining (9)–(12), the zero crossing instants t_1 , t_2 , and t_3 of

Fig. 6. Conduction losses of T_1 , T_2 , D_1 , and D_2 under various λ .

i_{au} in Fig. 5 can be obtained as

$$\begin{cases} t_1 = -\frac{\arcsin\left(\frac{2i_{dc}}{3I_m}\right) + \varphi}{\omega} + T_f \\ t_2 = \frac{\pi + \arcsin\left(\frac{2i_{dc}}{3I_m}\right) - \varphi}{\omega} + T_f \\ t_3 = t_1 + T_f. \end{cases} \quad (13)$$

In one period T_f , as shown in Fig. 5, when the arm current is $i_{au} > 0$, i_{au} flows through T_2 or D_1 , as shown in Fig. 1; when the arm current is $i_{au} < 0$, i_{au} flows through T_1 or D_2 , as shown in Fig. 1. According to [25], [26], (9)–(13), and Fig. 5, the current mean values I_{ave_T1} , I_{ave_T2} , I_{ave_D1} , and I_{ave_D2} of T_1 , T_2 , D_1 , and D_2 in the SM can be obtained, respectively, as

$$\begin{cases} I_{ave_T1} = \frac{1}{T_f} \int_{t_2}^{t_3} \frac{1-y_{au}(t)}{2} (-i_{au}(t)) dt \\ I_{ave_T2} = \frac{1}{T_f} \int_{t_1}^{t_2} \frac{1+y_{au}(t)}{2} i_{au}(t) dt \\ I_{ave_D1} = \frac{1}{T_f} \int_{t_1}^{t_2} \frac{1-y_{au}(t)}{2} i_{au}(t) dt \\ I_{ave_D2} = \frac{1}{T_f} \int_{t_2}^{t_3} \frac{1+y_{au}(t)}{2} (-i_{au}(t)) dt \end{cases} \quad (14)$$

According to [25], [26], (9)–(13), and Fig. 5, the current rms values I_{rms_T1} , I_{rms_T2} , I_{rms_D1} , and I_{rms_D2} of T_1 , T_2 , D_1 , and D_2 in the SM can be obtained, respectively, as

$$\begin{cases} I_{rms_T1} = \sqrt{\frac{1}{T_f} \int_{t_2}^{t_3} \frac{1-y_{au}(t)}{2} i_{au}^2(t) dt} \\ I_{rms_T2} = \sqrt{\frac{1}{T_f} \int_{t_1}^{t_2} \frac{1+y_{au}(t)}{2} i_{au}^2(t) dt} \\ I_{rms_D1} = \sqrt{\frac{1}{T_f} \int_{t_1}^{t_2} \frac{1-y_{au}(t)}{2} i_{au}^2(t) dt} \\ I_{rms_D2} = \sqrt{\frac{1}{T_f} \int_{t_2}^{t_3} \frac{1+y_{au}(t)}{2} i_{au}^2(t) dt} \end{cases} \quad (15)$$

C. Analysis of Device's Conduction Losses

According to [27], the conduction losses P_{con_T1} , P_{con_T2} , P_{con_D1} , and P_{con_D2} of T_1 , T_2 , D_1 , and D_2 in the SM can be obtained, respectively, as

$$\begin{cases} P_{con_T1/2} = V_{ce0} I_{ave_T1/2} + R_{ce0} I_{rms_T1/2}^2 \\ P_{con_D1/2} = V_{d0} I_{ave_D1/2} + R_{d0} I_{rms_D1/2}^2 \end{cases} \quad (16)$$

where V_{ce0} and V_{d0} are ON-state zero-current voltage drop of switch and diode, respectively. R_{ce0} and R_{d0} are ON-state resistance of switch and diode, respectively.

According to (8)–(16), the conduction losses P_{con_T1} , P_{con_T2} , P_{con_D1} , and P_{con_D2} of T_1 , T_2 , D_1 , and D_2 are nearly not affected by SM bypass. Fig. 6 shows the conduction losses of T_1 , T_2 , D_1 , and D_2 under different proportion λ of bypassed SM number, which are derived from the simulation system




Fig. 7. Switching losses of the T_1 , T_2 , D_1 , and D_2 under various λ .

in Section VI. It can be observed that the conduction losses of T_1 , T_2 , D_1 , and D_2 under different λ are nearly close to each other.

D. Analysis of Device's Switching Losses

According to [27], the switching losses P_{sw_T1} , P_{sw_T2} , P_{rec_D1} , and P_{rec_D2} of T_1 , T_2 , D_1 , and D_2 in the SM can be calculated as

$$\begin{cases} P_{sw_T1/2} = f_{sw} E_{sw} (I_{ave_T1/2}, I_{rms_T1/2}) U_{cf} / U_{ref} \\ P_{rec_D1/2} = f_{sw} E_{rec} (I_{ave_D1/2}, I_{rms_D1/2}) U_{cf} / U_{ref} \end{cases} \quad (17)$$

where E_{sw} is the switching energy of the switch, E_{rec} is the reverse-recovery energy of the diode, and U_{ref} is the testing voltage in the datasheet.

Based on (17), it can be observed that the SM switching loss depends on the U_{cf} and f_{sw} . The switching loss increases along with the increase of U_{cf} or f_{sw} , and reduces along with the reduction of U_{cf} or f_{sw} . Based on Figs. 3 and 4, and (17), the relationship between λ and the devices' switching loss can be obtained. Along with the increase of λ , U_{cf} and f_{sw} will increase, which would increase the devices' switching loss. Along with the reduction of λ , U_{cf} and f_{sw} will reduce, which would reduce the devices' switching loss.

Fig. 7 shows switching loss of T_1 , T_2 , D_1 , and D_2 under different λ , which is derived from the simulation system in Section VI. It can be observed that the switching losses of the T_1 , T_2 , D_1 , and D_2 increase along with the increase of λ , and reduce along with the reduction of λ .

E. Analysis of Device's Total Power Losses

The total power loss P_{T1} , P_{T2} , P_{D1} , and P_{D2} of the T_1 , T_2 , D_1 , and D_2 is the sum of their conduction loss and switching loss, respectively, as

$$\begin{cases} P_{T1/2} = P_{con_T1/2} + P_{sw_T1/2} \\ P_{D1/2} = P_{con_D1/2} + P_{rec_D1/2} \end{cases} \quad (18)$$

Based on Figs. 6 and 7, and (18), it can be observed that the SM bypass would not affect the conduction loss, but cause the increase of the switching loss, which would lead to the increase of the total power loss of the device, as shown in Table I, as follows.

- 1) The increase of λ would cause increased switching losses $P_{sw_T1/2}$ and $P_{rec_D1/2}$, while the conduction losses $P_{con_T1/2}$ and $P_{con_D1/2}$ are nearly not affected. Consequently, the total power losses $P_{T1/2}$ and $P_{D1/2}$ would be increased along with the increase of λ .

TABLE I
RELATIONSHIP BETWEEN $P_{T1/2}$, $P_{D1/2}$ AND λ

λ	$P_{sw_T1/2}$	$P_{rec_D1/2}$	$P_{con_T1/2}$	$P_{con_D1/2}$	$P_{T1/2}$	$P_{D1/2}$
\uparrow	\uparrow	\uparrow	—	—	\uparrow	\uparrow
\downarrow	\downarrow	\downarrow	—	—	\downarrow	\downarrow




Fig. 8. Total losses of the T_1 , T_2 , D_1 , and D_2 under various λ .

- 2) The reduction of λ would cause decreased switching losses $P_{sw_T1/2}$ and $P_{rec_D1/2}$, while the conduction losses $P_{con_T1/2}$ and $P_{con_D1/2}$ are nearly not affected. Consequently, the total power losses $P_{T1/2}$ and $P_{D1/2}$ would be decreased along with the decrease of λ .

Fig. 8 shows total power losses of T_1 , T_2 , D_1 , and D_2 under various λ , which is derived from the simulation system in Section VI. From Fig. 8, it can be observed that the total power losses of T_1 , T_2 , D_1 , and D_2 increase along with the increase of λ , and the total power losses of T_1 , T_2 , D_1 , and D_2 reduce along with the reduction of λ , which is consistent with the total loss analysis in Table I.

F. Analysis of Reliability


According to power loss models in (18) and [28], the mean junction temperature T_{jm} and junction temperature fluctuation ΔT_j of switch T and diode D can be expressed as

$$\begin{cases} T_{jm_T/D} = P_{T/D} \cdot \sum_{i=1}^4 R_{thjc_T/D}(i) \\ \quad + P_{T/D} \cdot R_{thch} + T_h \\ \Delta T_{j_T/D} = 2P_{T/D} \cdot \sum_{i=1}^4 R_{thjc_T/D}(i) \\ \quad \cdot \frac{(1 - e^{-t_{on_T/D} / \tau_{thjc_T/D}(i)})^2}{1 - e^{-T_f / \tau_{thjc_T/D}(i)}} \end{cases} \quad (19)$$

where $t_{on_T/D}$ represents the ON-state time within each fundamental cycle of the switch/diode, $R_{thjc_T/D}$ represents the thermal resistance from the junction to case, R_{thch} represents the thermal resistance from case to heat sink, $P_{T/D}$ represents the power loss of the switch/diode, T_h represents the sink temperature, and $\tau_{thjc_T/D}$ represents the thermal time constant.

The number of cycles to failure N_f of the power device is a function of the amplitude of thermal cycles ΔT_j and the mean junction temperature T_{jm} [25], which can be expressed as

$$N_f = A(\Delta T_j)^{\beta_1} \cdot e^{\left(\frac{\beta_2}{T_{jm_T/D} + 0.5\Delta T_j + 273} \right)} \cdot \left(\frac{t_{test}}{1.5} \right)^{\beta_3} \quad (20)$$

Fig. 9. Reliability of MMCs under various λ .

where A , β_1 , β_2 , and β_3 are fitting parameters. $A = 1.42 \times 10^{12}$, $\beta_1 = -7.14$, $\beta_2 = 5154$, and $\beta_3 = -0.3$, t_{test} ranges from 0.1 to 60 s.

According to [29] and [30], the reliability of the power device is

$$R_{\text{com}}(t) = e^{-\frac{365 \cdot 24 \cdot 3600}{N_f \cdot T_f} t}. \quad (21)$$

According to [25], the reliability of the MMC is

$$R_{\text{MMC}}(t) = \left[\prod_{i=1}^4 R_{\text{comi}}(t) \right]^{N_n(1-\lambda)^k} \cdot \left[\prod_{i=1}^4 R_{\text{comi}}(t) \right]^{N_n(6-k)} \quad (22)$$

where k is the number of faulty arms.

According to above analysis, the reliability of the MMC under different λ can be obtained as shown in Fig. 9, which is derived from the simulation system in Section VI. It shows that the reliability of the MMC reduces along with the increase of λ , and the SMs bypass affects the reliability of the MMC.

V. PROPOSED VSF-PLBC STRATEGY FOR MMCs WITH BYPASSED FAULTY SMS

A. Proposed VSF-PLBC Approach

Based on (7), it can be obviously observed that the switching frequency f_{sw} is not only affected by the corresponding λ but also affected by the sampling frequency f_s .

- 1) If f_s is increased, the f_{sw} is increased.
- 2) If f_s is reduced, the f_{sw} is reduced.

Fig. 10 shows f_{sw} under different λ and f_s , which is derived from (7) and the simulation system in Section VI. It can be obviously observed that f_{sw} increases along with the increase of f_s or λ , and f_{sw} reduces along with the reductions of f_s or λ .

Based on above analysis, a VSF-based power loss control is proposed, where the power device's power loss $P_{T1/2}$ and $P_{D1/2}$ in the MMC can be controlled by the sampling frequency f_s , as shown in Table II, as follows.

- 1) *Increase of f_s* : The switching losses $P_{\text{sw}_T1/2}$ and $P_{\text{rec}_D1/2}$ are increased, while the conduction losses $P_{\text{con}_T1/2}$ and $P_{\text{con}_D1/2}$ are nearly not affected. As a result, the power device's power losses $P_{T1/2}$ and $P_{D1/2}$ are increased.


Fig. 10. SM switching frequency of MMCs under various λ and f_s .

TABLE II
RELATIONSHIP BETWEEN $P_{T1/2}$, $P_{D1/2}$, AND f_s

f_s	$P_{\text{sw}_T1/2}$	$P_{\text{rec}_D1/2}$	$P_{\text{con}_T1/2}$	$P_{\text{con}_D1/2}$	$P_{T1/2}$	$P_{D1/2}$
↑	↑	↑	—	—	↑	↑
↓	↓	↓	—	—	↓	↓

- 2) *Decrease of f_s* : The switching losses $P_{\text{sw}_T1/2}$ and $P_{\text{rec}_D1/2}$ are decreased, while the conduction losses $P_{\text{con}_T1/2}$ and $P_{\text{con}_D1/2}$ are nearly not affected. As a result, the power device's power losses $P_{T1/2}$ and $P_{D1/2}$ are decreased.

B. Proposed VSF-PLBC Strategy for MMCs Under SM Faults

Based on above VSF-based power loss control, a VSF-PLBC strategy is proposed to balance power loss distribution among the arms of the MMC with bypassed SMs, as shown in Fig. 11.

The maximum power loss of the devices in the i th SM is defined as $P_{\text{SM}_jki} = \text{Max}\{P_{T1}, P_{T2}, P_{D1}, P_{D2}\}$ ($j = a, b, c$; $k = u, l$), where the power losses P_{T1} , P_{T2} , P_{D1} , and P_{D2} can be obtained by (18). The average power loss of N_{sel_jk} healthy SMs in each arm is defined as

$$P_{\text{arm}_jk} = \sum_{i=1}^{N_{\text{sel}_jk}} P_{\text{SM}_jki}, (j = a, b, c; k = u, l) \quad (23)$$

where N_{sel_jk} is the number of selected healthy SMs in each arm. According to the power losses P_{arm_au} , P_{arm_al} , P_{arm_bu} , P_{arm_bl} , P_{arm_cu} , and P_{arm_cl} in upper arm of phase A, lower arm of phase A, upper arm of phase B, lower arm of phase B, upper arm of phase C, and lower arm of phase C, respectively, the reference power loss $P_{\text{arm}_\text{ref}}$ of the MMC can be obtained as

$$P_{\text{arm}_\text{ref}} = \text{Min} \times [P_{\text{arm}_au}, P_{\text{arm}_al}, P_{\text{arm}_bu}, P_{\text{arm}_bl}, P_{\text{arm}_cu}, P_{\text{arm}_cl}]. \quad (24)$$

For the three-phase MMC, the PI controller is used to regulate its sampling frequency f_s in the faulty arm to realize the power loss balancing among the six arms of the MMC based on VSF-based power loss control, as shown in Table II. f_{sr} is the rated sampling frequency of the VSF-PLBC for the MMC. The PI controller is used to produce the sampling frequency's




Fig. 11. Proposed VSF-PLBC strategy.

TABLE III
SIMULATION SYSTEM PARAMETERS

Parameters	Value
Active power P (MW)	100
DC-link voltage V_{dc} (kV)	150
Grid line-to-line voltage (kV)	75
Grid frequency (Hz)	50
Transformer rating voltage	75 kV/220 kV
Number of SMs per arm N_n	50
Rated number of redundant SMs N_{rN}	5
Balancing adjusting number N_{ban}	6
Nominal SM capacitance C (mF)	3
Inductance L_s (mH)	45
Inductance L_f (mH)	10
Rated sampling frequency f_{sr} (kHz)	4
Power device	FZ750R65KE3

compensation components f_{jk} ($j = a, b, c; k = u, l$) in phase j . If P_{arm_jk} in the faulty arm is more than P_{arm_ref} , the PI controller would reduce the f_{jk} . As a result, the sampling frequency $f_{s_jk} = f_{sr} + f_{jk}$ in the arm is reduced, and the P_{arm_jk} is reduced to follow P_{arm_ref} . As a result, the proposed VSF-PLBC strategy can effectively realize SM power loss balancing among six arms of the MMC with bypassed SMs.

C. Discussion of Proposed VSF-PLBC

Fig. 12 shows the worst faulty situation of the MMC, where 10% SMs are faulty and bypassed from the upper arm of phase A. The system parameters of the MMC are shown in Table III. In this situation, T_2 takes the maximum power loss among the power devices in the SM, as shown in Figs. 6–8. Fig. 12(a)–(d) show the switching frequency f_{sw_au} , conduction loss $P_{con_T2_au}$, switching loss $P_{sw_T2_au}$, and total loss $P_{T2_au} = P_{arm_au}$ in the upper arm of phase A, respectively, under various sampling frequencies f_s . For the convenience of comparison, Fig. 12(a)–(d) also show the switching frequency f_{sw_al} (blue dot), conduction loss $P_{con_T2_al}$ (blue dot), switching loss $P_{sw_T2_al}$ (blue dot), and total loss $P_{T2_al} = P_{arm_al}$ (blue dot) in the lower arm of phase A, respectively, where the




Fig. 12. MMC performance under various sampling frequencies. (a) Switching frequency. (b) Conduction loss. (c) Switching loss. (d) Total loss.




Fig. 13. (a) f_s under various λ . (b) THD of i_a under various f_s .

sampling frequency in the lower arm is at the rated value as $f_{sr} = 4$ kHz.

From Fig. 12, the switching frequency f_{sw_au} , switching loss $P_{sw_T2_au}$, and power loss P_{arm_au} in the upper arm of phase A are increased along with the increase of f_s , and vice versa. However, the conduction loss $P_{con_T2_au}$ in the upper arm of phase A is almost not affected by the sampling frequency. At the rated sampling frequency as $f_{sr} = 4$ kHz, the switching frequency f_{sw_au} is increased to 574 Hz in the upper arm, while the switching frequency f_{sw_al} is 522 Hz in the lower arm; the switching loss $P_{sw_T2_au}$ is increased to 2.30 kW in the upper arm, while the switching loss $P_{sw_T2_al}$ is 1.88 kW in the lower arm; the power loss P_{arm_au} is increased to 3.11 kW in the upper arm, while the P_{arm_al} is 2.69 kW in the lower arm. With the proposed VSF-PLBC, through reducing the sampling frequency f_{s_au} to 3.22 kHz in the upper arm, the switching frequency f_{sw_au} in the upper arm can be reduced to 470 Hz, where the switching loss $P_{sw_T2_au}$ is reduced to 1.88 kW, and the total power loss in the upper arm is reduced to 2.69 kW, and is the same as that in the lower arm of phase A. Fig. 12(a) shows that the maximum difference of the switching frequency between normal situation and worst SM bypass situation is only 52 Hz, and the sampling frequency only varies between 3.22 and 4.0 kHz.

D. THD Analysis of MMCs

Fig. 13(a) shows the sampling frequency f_s corresponding to various faulty SM proportions λ with the proposed VSF-PLBC. Fig. 13(b) shows the total harmonic distortion (THD) of the MMC's output current i_a corresponding to various faulty SM proportions λ with the proposed VSF-PLBC. It can be observed that the THD of the i_a changes from 0.97% to 1.02%, which is quite small. Therefore, the proposed VSF-PLBC has little effect on the ac output current of the MMC.

E. Reliability Analysis of MMCs Under Proposed VSF-PLBC

Fig. 14 shows the reliability of the MMC under various λ in two control methods including without VSF-PLBC and with




Fig. 14. Reliability of the MMC under various λ in two control methods.




Fig. 15. Schematic diagram of the simulation system.

VSF-PLBC. It can be seen that the proposed VSF-PLBC can enhance the reliability of the MMC.

VI. SIMULATION STUDIES

To verify proposed VSF-PLBC, a three-phase MMC is built with professional tool PSCAD/EMTDC, as shown in Fig. 15. The simulation system parameters are shown in Table III.

A. Case I: Normal Situation

Fig. 16 shows the performance of the three-phase MMC under normal situation. Fig. 16(a) shows grid currents i_a , i_b , and i_c . Fig. 16(b) shows the upper arm SM capacitor voltages $u_{cau1}-u_{cau50}$ and lower arm SM capacitor voltages $u_{cal1}-u_{cal50}$ in phase A. Fig. 16(c) shows the arm currents i_{au} and i_{al} in phase A. Fig. 16(d) shows that the upper arm switching frequency f_{sw_au} and lower arm switching frequency f_{sw_al} in phase A are almost the same. Fig. 16(e) shows the upper arm power loss P_{arm_au} and lower arm power loss P_{arm_al} in phase A are almost the same.

B. Case II: SM Bypass in One Arm

Fig. 17 shows the performances of the MMC with 10% SM bypass in the upper arm of phase A, where the faulty SM₄₆–SM₅₀ are bypassed. The proposed VSF-PLBC is enabled since 3 s. Fig. 17(a) shows i_a , i_b , and i_c . Fig. 17(b) shows the capacitor voltages $u_{cau1}-u_{cau45}$ and $u_{cal1}-u_{cal50}$ in phase A. Due to the SM bypass in the upper arm of phase A, the capacitor voltages $u_{cau1}-u_{cau45}$ are higher than the capacitor voltages $u_{cal1}-u_{cal50}$ in phase A. Fig. 17(c) shows the i_{au} and i_{al} . Fig. 17(d) shows the sampling frequency f_{s_au} and f_{s_al} in phase A. Fig. 17(e) shows the switching frequency f_{sw_au} and f_{sw_al} in phase A. Fig. 17(f) shows that P_{arm_au} and P_{arm_al} in phase A are unbalanced before 3 s because of SM bypass, where the maximum difference




Fig. 16. (a) i_a , i_b , and i_c . (b) u_{cau1} – u_{cau50} and u_{cal1} – u_{cal50} . (c) i_{au} and i_{al} . (d) f_{sw_au} and f_{sw_al} . (e) P_{arm_au} and P_{arm_al} .

is 0.42 kW. Since 3 s, the proposed control is enabled, and the power losses P_{arm_au} and P_{arm_al} become balanced.

C. Case III: SM Bypass in Arms of Different Phases

Fig. 18 shows the performances of the MMC with 10% SM bypass in the upper arm of phase A, where the faulty SM₄₆–SM₅₀ are bypassed, and with 6% SM bypass in the upper arm of phase B, where the faulty SM₄₈–SM₅₀ are bypassed. Here, the proposed VSF-PLBC is enabled since 3 s. Fig. 18(a) shows grid currents i_a , i_b , and i_c . Fig. 18(b) shows the upper arm




Fig. 17. (a) i_a , i_b , and i_c . (b) u_{cau1} – u_{cau45} and u_{cal1} – u_{cal50} . (c) i_{au} and i_{al} . (d) f_{s_au} and f_{s_al} . (e) f_{sw_au} and f_{sw_al} . (f) P_{arm_au} and P_{arm_al} .

SM capacitor voltages u_{cau1} – u_{cau45} in phase A, lower arm SM capacitor voltages u_{cal1} – u_{cal50} in phase A, and upper arm SM capacitor voltage u_{cbu1} – u_{cbu47} in phase B. Fig. 18(c) shows the arm currents i_{au} and i_{al} in phase A and i_{bu} in phase B. Fig. 18(d) shows the sampling frequency f_{s_au} and f_{s_al} in phase A and f_{s_bu} in phase B. Fig. 18(e) shows the switching frequency f_{sw_au} and f_{sw_al} in phase A and f_{sw_bu} in phase B. Fig. 18(f)




Fig. 18. (a) i_a , i_b , and i_c . (b) $u_{cau1} \sim u_{cau45}$, $u_{cal1} \sim u_{cal50}$, and $u_{cbl1} \sim u_{cbl47}$. (c) i_{au} , i_{al} , and i_{bu} . (d) f_{s_au} , f_{s_al} , and f_{s_bu} . (e) f_{sw_au} , f_{sw_al} , and f_{sw_bu} . (f) P_{arm_au} , P_{arm_al} , and P_{arm_bu} .




Fig. 19. (a) Experimental circuit. (b) Photograph of experimental platform.

shows that P_{arm_au} and P_{arm_al} in phase A and P_{arm_al} in phase B are unbalanced before 3 s because of SM bypass, where the differences are 0.42 and 0.21 kW. Since 3 s, the proposed VSF-PLBC is enabled, and the power losses P_{arm_au} , P_{arm_al} , and P_{arm_au} become balanced.

VII. EXPERIMENTAL STUDIES

Fig. 19(a) shows the three-phase MMC experimental circuit configuration, which is built in the laboratory to verify the proposed VSF-PLBC. Fig. 19(b) illustrates the experimental platform photo. The dc link of the MMC consists of a dc power supply and the load resistance. The grid side of the MMC adopts an autotransformer AT to connect to the grid. The SM uses FF75R12YT30 as the switch/diode. The digital signal process controller executes system control algorithm and transfers switching signals through optical fibre to the gate driver of each SM. The detailed experimental platform parameters are shown in Table IV.

A. Case I: Normal Situation

Fig. 20 shows the performances of the three-phase MMC under normal situation. Fig. 20(a) shows the upper arm output voltage u_{au} and lower arm output voltage v_{al} , the output current

TABLE IV
EXPERIMENTAL SYSTEM PARAMETERS

Parameter	Value
Rated Power (kW)	1
DC-link voltage V_{dc} (V)	200
Grid line-to-line Voltage (V)	82
Number of SM per arm N	4
SM capacitance (mF)	2.35
Arm inductance L_s (mH)	3
Filter inductance L_f (mH)	3
Proportional gain of PI controller	20
Integral gain of PI controller	330




Fig. 20. (a) Experimental waveforms. u_{au} and u_{al} (100 V/div); i_a (20 A/div); u_{cau1} , u_{cau3} , and u_{cal1} (25 V/div); i_{au} and i_{al} (10 A/div). Time base is 10 ms/div. (b) P_{arm_au} and P_{arm_al} .

i_a in phase A, the upper arm SM capacitor voltages u_{cau1} , u_{cau3} and lower arm SM capacitor voltage u_{cal1} in phase A, the upper arm current i_{au} , and the lower arm current i_{al} in phase A. Fig. 20(b) shows that the power losses P_{arm_au} and P_{arm_al} in phase A are almost the same under normal situation.

B. Case II: SM Bypass

Fig. 21 shows the performances of the MMC with one SM bypass in the upper arm of phase A. Here, the proposed VSF-PLBC is enabled since 2.4 s. Fig. 21(a) shows the upper arm output voltage u_{au} and lower arm output voltage u_{al} in phase A, the output current i_a in phase A, the upper arm SM capacitor voltages u_{cau1} , u_{cau3} and the lower arm SM capacitor voltage u_{cal1} in phase A, the upper arm current i_{au} , and the lower arm current i_{al} in phase A.




Fig. 21. (a) Experimental waveforms. u_{au} and u_{al} (100 V/div); i_a (20 A/div); u_{cau1} , u_{cau3} , and u_{cal1} (25 V/div); i_{au} and i_{al} (10 A/div). Time base is 10 ms/div. (b) P_{arm_au} and P_{arm_al} .

In Fig. 21(a), the upper arm capacitor voltages u_{cau1} , u_{cau3} are higher than the lower arm capacitor voltage u_{cal1} owing to SM bypass in the upper arm of phase A. Fig. 21(b) shows that the power losses P_{arm_au} and P_{arm_al} in phase A are unbalanced without proposed VSF-PLBC, where the maximum difference is about 0.1 W. After proposed VSF-PLBC is enabled, the P_{arm_au} and P_{arm_al} in phase A become balanced.

VIII. CONCLUSION

In this article, the power loss distribution in the arms of three-phase MMC under SM bypass was analyzed in detail. The SM bypass would result in the unbalanced SM voltage and switching frequency among arms with different number of healthy SMs, and lead to unbalanced power loss distribution among the arms in three-phase MMC with SM bypass. A VSF-PLBC was proposed in this article to improve the performance of the MMC with SM bypass. Through the regulation of the sampling frequency for AINS in the arm of the MMC, the power losses among the arms of three-phase MMC can be kept balanced, which could significantly improve the reliability of the MMC under SM bypass. The simulation and experiment were conducted in the laboratory, and the simulation and experiment results verified the effectiveness of the proposed VSF-PLBC.

APPENDIX

In the BAN-based capacitor voltage-balancing control, as shown in Fig. 2, the total switching times N_{total} in one fundamental cycle can be approximately expressed as [19], [31]

$$N_{total} = N_{BAN} T_f f_s + N_e \quad (25)$$

where N_e is the extra switching times in one fundamental cycle produced by the nearest level modulation algorithm. Considering the SM bypass, the N_e can be approximately expressed as [19], [31]

$$N_e = \frac{V_{dc}[(1+m) - (1-m)]}{2U_{cf}} = mN_n(1-\lambda). \quad (26)$$

Based on (25) and (26), the SM's average switching frequency f_{sw} can be obtained as [19], [31]

$$f_{sw} = \frac{N_{total}}{N_n(1-\lambda)T_f} = \frac{N_{BAN}f_s}{N_n(1-\lambda)} + \frac{m}{T_f}. \quad (27)$$

REFERENCES

- [1] C. Liu, F. Deng, Q. Wang, Y. Wang, F. Blaabjerg, and Z. Wang, "Double half-bridge submodule-based modular multilevel converters with reduced voltage sensors," *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 3643–3648, Apr. 2021.
- [2] J. Lyu, X. Zhang, X. Cai, and M. Molinas, "Harmonic state-space based small-signal impedance modeling of a modular multilevel converter with consideration of internal harmonic dynamics," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2134–2148, Mar. 2019.
- [3] P. Hu, R. Teodorescu, and J. M. Guerrero, "Negative-sequence second-order circulating current injection for hybrid MMC under over-modulation conditions," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2508–2519, Sep. 2020.
- [4] F. Deng, M. Jin, C. Liu, M. Liserre, and W. Chen, "Switch open-circuit fault localization strategy for MMCs using sliding-time window based features extraction algorithm," *IEEE Trans. Ind. Electron.*, vol. 68, no. 10, pp. 10193–10206, Oct. 2021.
- [5] F. Deng, Y. Tian, R. Zhu, and Z. Chen, "Fault-tolerant approach for modular multilevel converters under submodule faults," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7253–7263, Nov. 2016.
- [6] Z. Geng, M. Han, Z. W. Khan, and X. Zhang, "Detection and localization strategy for switch open-circuit fault in modular multilevel converters," *IEEE Trans. Power Del.*, vol. 35, no. 6, pp. 2630–2640, Dec. 2020.
- [7] J. Kuprat, C. H. van der Broeck, M. Andresen, S. Kalker, M. Liserre, and R. W. De Doncker, "Research on active thermal control: Actual status and future trends," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 6, pp. 6494–6506, Dec. 2021.
- [8] B. Wang et al., "Thermal performances and annual damages comparison of MMC using reverse conducting IGBT and conventional IGBT module," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 9806–9825, Sep. 2021.
- [9] R. Picas, S. Ceballos, J. Pou, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, "Closed-loop discontinuous modulation technique for capacitor voltage ripples and switching losses reduction in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4714–4725, Sep. 2015.
- [10] R. Picas, J. Zaragoza, J. Pou, S. Ceballos, G. Konstantinou, and G. J. Capella, "Study and comparison of discontinuous modulation for modular multilevel converters in motor drive applications," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2376–2386, Mar. 2019.
- [11] S.-M. Kim, M.-G. Jeong, J. Kim, and K.-B. Lee, "Hybrid modulation scheme for switching loss reduction in a modular multilevel high-voltage direct current converter," *IEEE Trans. Power Electron.*, vol. 34, no. 4, pp. 3178–3191, Apr. 2019.
- [12] J. Zhao, F. Deng, C. Liu, Q. Yu, Q. Wang, and J. Zhang, "Harmonic circulating current injection based power loss optimization control of bottom switch/diodes for modular multilevel converters," *CSEE J. Power Energy Syst.*, vol. 7, no. 6, pp. 1213–1226, Nov. 2021.
- [13] M. M. C. Merlin and P. D. Mitcheson, "Active power losses distribution methods for the modular multilevel converter," in *Proc. IEEE 17th Workshop Control Model. Power Electron.*, 2016, pp. 1–6.
- [14] M. K. Bakhshizadeh, K. Ma, P. C. Loh, and F. Blaabjerg, "Indirect thermal control for improved reliability of modular multilevel converter by utilizing circulating current," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2015, pp. 2167–2173.
- [15] F. Deng et al., "Power losses control for modular multilevel converters under capacitor deterioration," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4318–4332, Dec. 2020.
- [16] Z. Wang, H. Wang, Y. Zhang, and F. Blaabjerg, "Submodule level power loss balancing control for modular multilevel converters," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 5731–5736.
- [17] R. Picas et al., "Submodule power losses balancing algorithms for the modular multilevel converter," in *Proc. 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 5064–5069.
- [18] C. Liu et al., "Fault localization strategy for modular multilevel converters under submodule lower switch open-circuit fault," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 5190–5204, May 2020.
- [19] Z. Li et al., "Power module capacitor voltage balancing method for a ± 350 -kV/1000-MW modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 3977–3984, Jun. 2016.
- [20] P. Hu, D. Jiang, Y. Zhou, Y. Liang, J. Guo, and Z. Lin, "Energy-balancing control strategy for modular multilevel converters under submodule fault conditions," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 5021–5030, Sep. 2014.
- [21] C. Liu, F. Deng, Q. Heng, X. Cai, R. Zhu, and M. Liserre, "Crossing thyristor branches-based hybrid modular multilevel converters for DC line faults," *IEEE Trans. Ind. Electron.*, vol. 68, no. 10, pp. 9719–9730, Oct. 2021.
- [22] B. Li, Y. Zhang, R. Yang, R. Xu, D. Xu, and W. Wang, "Seamless transition control for modular multilevel converters when inserting a cold-reserve redundant submodule," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4052–4057, Aug. 2015.
- [23] L. Yang, Y. Li, Z. Li, P. Wang, S. Xu, and R. Gou, "A simplified analytical calculation model of average power loss for modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2313–2322, Mar. 2019.
- [24] F. Deng, Q. Wang, D. Liu, Y. Wang, M. Cheng, and Z. Chen, "Reference submodule based capacitor monitoring strategy for modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4711–4721, May 2019.
- [25] Y. Zhang, H. Wang, Z. Wang, F. Blaabjerg, and M. Saeedifard, "Mission profile-based system-level reliability prediction method for modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 6916–6930, Jul. 2020.
- [26] D. D. C. Mendonça, A. F. Cupertino, H. A. Pereira, and R. Teodorescu, "Minimum cell operation control for power loss reduction in MMC-based STATCOM," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1938–1950, Apr. 2021.
- [27] L. Yang, Y. Li, Z. Li, P. Wang, S. Xu, and R. Gou, "Loss optimization of MMC by second-order harmonic circulating current injection," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5739–5753, Jul. 2018.
- [28] Y. Zhang, H. Wang, Z. Wang, Y. Yang, and F. Blaabjerg, "Simplified thermal modeling for IGBT modules with periodic power loss profiles in modular multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2323–2332, Mar. 2019.
- [29] D. Zhou, F. Blaabjerg, T. Franke, M. Tønnes, and M. Lau, "Comparison of wind power converter reliability with low-speed and medium-speed permanent-magnet synchronous generators," *IEEE Trans. Ind. Electron.*, vol. 62, no. 10, pp. 6575–6584, Oct. 2015.
- [30] J. Guo, J. Liang, X. Zhang, P. D. Judge, X. Wang, and T. C. Green, "Reliability analysis of MMCs considering submodule designs with individual or series-operated IGBTs," *IEEE Trans. Power Del.*, vol. 32, no. 2, pp. 666–677, Apr. 2017.
- [31] Z. Geng, M. Han, C. Xia, and L. Kou, "A switching times reassignment-based voltage balancing strategy for submodule capacitors in modular multilevel HVDC converters," *IEEE Trans. Power Del.*, vol. 37, no. 2, pp. 1215–1225, Apr. 2022.



Huailong Li received the B.Eng. degree in electrical engineering from Jiangsu University, Zhenjiang, China, in 2021. He is currently working toward the Ph.D. degree in electrical engineering with the School of Electrical Engineering, Southeast University, Nanjing, China.

His main research interests include multilevel converters, high-voltage direct-current technology, and reliability of power devices.



Fujin Deng (Senior Member, IEEE) received the B.Eng. degree in electrical engineering from the China University of Mining and Technology, Jiangsu, China, in 2005, the M.Sc. degree in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 2008, and the Ph.D. degree in energy technology from the Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2012.

From 2013 to 2015 and from 2015 to 2017, he was a Postdoctoral Researcher and an Assistant Professor, respectively, with the Department of Energy Technology, Aalborg University. In 2017, he joined Southeast University, Nanjing, China, where he is currently a Professor with the School of Electrical Engineering. His main research interests include wind power generation, multilevel converters, HVdc technology, and dc grid and offshore wind farm-power systems dynamics.



Jifeng Zhao received the B.Eng. and M.Sc. degrees from the China University of Mining and Technology, Xuzhou, China, in 2015 and 2018, respectively, and the Ph.D. degree from Southeast University, Nanjing, China, in 2022, all in electrical engineering.

His main research interests include multilevel converters, HVDC, and reliability of power electronics.



Jie Tian was born in Guizhou, China, in 1969. He received the Ph.D. degree in electrical engineering from Zhejiang University, Hangzhou, China.

In 2001, he joined the NR Electric Company, Ltd, where he is currently a Professor Engineer and Chief Expert of State Grid Corporation of China. His main research interests include UHVdc, VSC-HVdc, and flexible ac transmission.



Yu Lu was born in Hubei, China, in 1979. He received the M.Sc. degree in electrical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2003.

In July 2003, he joined the NR Electric Company, Ltd, where he is currently a Managing Director. His main research interests include high-voltage direct current and UHVdc.



Gang Li was born in Henan, China, in 1983. He received the M.Sc. degree in electrical engineering from State Grid Electric Power Research Institute.

In 2009, he joined the NR Electric Company, Ltd, where he is currently a Senior Engineer. His main research interests include VSC-HVdc and flexible dc transmission.