

Control Development and Fault Current Commutation Test for the EDISON Hybrid Circuit Breaker

Yuchen He ¹, Student Member, IEEE, Qichen Yang, Member, IEEE, Yuan Li ², Member, IEEE, Sanghun Kim, Member, IEEE, Fang Zheng Peng, Fellow, IEEE, Matthew Bosworth ³, Member, IEEE, Lu Wang, Member, IEEE, Zhiyang Jin ⁴, Member, IEEE, Yanjun Shi ⁵, Senior Member, IEEE, Nash Bonaventura, Student Member, IEEE, Michael Steurer ⁶, Senior Member, IEEE, Chunmeng Xu ⁷, Member, IEEE, and Lukas Graber ⁸, Senior Member, IEEE

Abstract—The dc circuit breaker is an indispensable building block for dc network systems. Hybrid circuit breakers that combine mechanical and solid-state switches have more potential to be utilized in dc distribution networks because of their lower conduction losses and fast interrupt speed. The efficient energy dc interrupter with surge protection (EDISON) removes any solid-state circuit in the main current path, thereby substantially reducing the conduction losses during normal operations. However, it requires a dedicated control with fast dynamics because any false triggering of the mechanical switch or solid-state switches of the breaker would lead to a commutation failure and a potential unquenchable arc. This article proposes an FSM-based control scheme that guarantees the accurate and fast control response during a fault event. Due to this fast response requirement, a dual-core-CPU-based control architecture is applied featuring parallel taskings and negligible communication delays between the two cores. Furthermore, a control-law accelerator is employed to further reduce the latency of the program execution by 33%. The controller hardware-in-the-loop (CHIL) model of the EDISON breaker is implemented in OPAL-RT to verify the control scheme and derisk the prototype test. A fifth-order RLC network is developed to characterize the mechanical switch behavior such that the hybrid circuit model can be simulated in the CHIL solely by circuit components. Finally, the proposed control scheme is implemented and validated in a prototype test with a 3 kA interrupting current and a 60 A/ μ s current commutation rate.

Index Terms—Controller hardware-in-the-loop (CHIL), dc circuit breaker, finite-state-machine (FSM), medium-voltage direct-current (MVdc) system.

I. INTRODUCTION

MEDIUM-VOLTAGE direct-current (MVdc) distribution networks have become increasingly popular in various applications, such as dc microgrids [1], dc electric shipboards [2], offshore wind farms [3], electrified aircraft [4], and data centers [5]. Lower distribution losses and higher power densities cause dc systems to be more advantageous over ac distribution networks. However, risks associated with electrical faults continue to stifle the expansion of dc networks. In contrast to ac systems in which natural current zero-crossing points inherently exist, dc systems deliver power without zero crossings, making the traditional circuit breakers ineffectual in fault scenarios [6]. Therefore, developing a fast and reliable dc circuit breaker is critical to benefit from dc systems fully [7], [8].

One commonly used dc circuit breaker in lower voltage applications is the mechanical circuit breaker [9], [10], [11], [12], [13], [14], [15], [16], [17]. However, the inherent lack of current zero-crossing points limits this type of breaker's voltage scalability, making arc quenching extremely difficult. Furthermore, the mechanical switching speed falls between 1 and 100 ms, making it unsuitable for ubiquitous use in MVdc systems as faster fault clearing is required. Solid-state circuit breakers, however, overcome the disadvantages of the mechanical switches with possibly less than a 300 μ s interrupting time [3], [18], [19], [20]. By leveraging the benefits of wide-bandgap devices with fast switching speeds and high-voltage blocking capabilities, the solid-state circuit breakers have become propitious in the MVdc systems [21], [22]. Despite being fast and scalable in voltage ratings, the solid-state breakers suffer from conduction losses causing complex thermal designs. Hence, a hybrid dc circuit breaker that combines the merits of the mechanical switch and the solid-state switch could be a more promising solution to the MVdc systems [23], [24], [25], [26], [27], [28], [29], [30], [31], [32].

The state-of-the-art hybrid circuit breaker proposed by ABB requires solid-state switches in the main current path, where

Manuscript received 7 July 2022; revised 6 October 2022 and 13 February 2023; accepted 23 March 2023. Date of publication 28 March 2023; date of current version 19 May 2023. This work was supported by the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award DE-AR0001113 in the BREAKERS program. Recommended for publication by Associate Editor F. W. Fuchs. (Corresponding author: Yuan Li.)

Yuchen He, Qichen Yang, Yuan Li, Sanghun Kim, Fang Zheng Peng, Matthew Bosworth, Nash Bonaventura, and Michael Steurer are with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL 32310 USA (e-mail: yh19@fsu.edu; qyang@caps.fsu.edu; yuanli@eng.famu.fsu.edu; skim24@fsu.edu; fpeng@eng.famu.fsu.edu; matt@caps.fsu.edu; nbonaventura@fsu.edu; steurer@caps.fsu.edu).

Zhiyang Jin and Lukas Graber are with the Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA 30332 USA (e-mail: zhiyang.jin@gatech.edu; lukas.graber@ece.gatech.edu).

Chunmeng Xu is with the ABB Corporate Research, Raleigh, NC 27606 USA (e-mail: chunmeng.xu@ieee.org).

Lu Wang is with the Infineon Technologies Americas Corp, El Segundo, CA 90245 USA (e-mail: Lu.Wang@infineon.com).

Yanjun Shi is with Tesla, Palo Alto, CA 94304 USA (e-mail: yanjun.shi.148@gmail.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2023.3262605>.

Digital Object Identifier 10.1109/TPEL.2023.3262605

conduction losses are still present [29]. However, the efficient energy dc interrupter with surge protection (EDISON) proposed in [12], [30] uses a fault current commutation circuit (FC3) in the commutation branch, thus eliminating solid-state switches in the main current path and realizing negligible conduction losses. By turning OFF insulated-gate bipolar transistors (IGBTs) in the commutation branch, the fault current will eventually flow to metal-oxide varistors (MOVs) where the energy is dissipated. Moreover, the piezo-based mechanical switch with a supercritical environment operates with approximately a 250 μs opening time compared with the traditional mechanical switches.

To provide the accurate and fast control for the EDISON breaker with a 3 kA interrupting current and a 60 A/ μs current commutation rate, the following requirements need to be met.

- 1) *Correct control sequence*: Any false triggering of the mechanical switch or IGBTs in a wrong sequence will result in a giant unquenchable arc that could fail the current commutation and destroy the breaker.
- 2) *Fast fault response and minimized control delay*: Since the current commutation time is aimed below 50 μs , the controller must be fast enough in response to the current slew rate. Any additional delay caused by the controller or the measurement would postpone the current commutation process and increase the peak value of a fault current, which eventually could lead to a fault current interrupting failure.

This article, thus, presents the control implementation in the EDISON breaker to address the above challenges. A finite-state-machine (FSM) based control scheme is developed to guarantee that the triggering of the mechanical switch and the IGBTs is in the correct sequence in response to the fault events. Time delays from both hardware and software operations are carefully broken down and examined to implement an optimized operation. Since the mechanical switch demands a supercritical environment, the temperature and pressure are monitored with 1 kHz sampling rates, which are primarily limited by the bandwidth of the temperature and pressure sensors [25]. Since the current commutation process is time critical, the minimized latency of the control execution is preferred. Hence, a comparative analysis of four distinct methods of implementing the FSM, including a dual-core implementation, a single-core implementation without postprocessing blocks (PPBs) [33], a single-core implementation with PPB from a single ADC module, and a single-core implementation with PPB from three separate ADC modules. It is found that the dual-core-CPU-based control scheme features low latency and higher extensibility for more inputs while maintaining relatively low coding complexity among the four methods. This architecture permits the hybrid circuit breaker to broaden its monitoring and protection capabilities to encompass a wider range of elements, such as the FC3 precharger, IGBT monitoring, historical data storage and retrieval, and so forth. Hence, this article endeavors to archive the development of the controller on a dual-core architecture that accommodates multi-threaded applications. Consequently, the dual-core-CPU-based control scheme is adopted where one CPU (namely, CPU 1) is responsible for monitoring the status of the mechanical switch

with 1 kHz, whereas the other CPU (namely, CPU 2) is used for implementing the FSM control with 125 kHz. The communication between the two cores is via DSP internal buses, and thus, the communication delay is negligible. To further reduce the control latency, a comprehensive time delay breakdown is investigated, and a CLA is employed to increase the bandwidth of the CPU so that the execution time is shortened by 33%. The proposed control method and its implementation not only reveals the challenges associated with the time sequence and minimized delay in generic dc circuit breakers but also provides a viable solution for the development of time-critical control for dc circuit breakers.

To verify the proposed control scheme and derisk the hardware prototype, a control hardware-in-the-loop (CHIL) model is implemented in OPAL-RT. A fifth-order *RLC* network is used to characterize the mechanical switch behavior because the travel distance of the mechanical switch is dependent on the voltage applied across the mechanical switch [17]. To that end, the proposed CHIL model comprising mechanical components and solid-state switches is solely represented by circuit components. The control scheme is implemented with the CHIL model to verify its effectiveness. Finally, the control scheme is validated in the experimental prototype with a 3 kA interrupting current, 60 A/ μs current commutation rate, and 50 μs current commutation time.

The rest of this article is organized as follows. In Section II, the operation principles of the EDISON breaker accompanied by the mathematical model of the variable inductor are described. In Section III, the FSM-based control method is introduced followed by a detailed delay time breakdown. The CHIL modeling results and the experimental results are discussed in Section IV and Section V, respectively. A comparison of the EDISON breaker with a few selected state-of-the-art hybrid breakers is presented in Section VI. Finally, Section VII concludes this article.

II. OPERATION PRINCIPLE OF THE EDISON BREAKER

Fig. 1 shows the circuit diagram of the EDISON hybrid circuit breaker. The main current path consists of a variable inductor and a mechanical switch. The commutation branch includes an FC3 and series-connected IGBTs with MOVs. The variable inductor, designed for saturation at nominal current flow, desaturates and exhibits high impedance as i_{main} approaches zero, allowing the mechanical switch to be turned OFF near the zero current. The capacitor of the FC3 is precharged before a fault occurs. R_s , R_M , and R_{loop} represent the source parasitic resistance, the mechanical switch resistance, and the loop parasitic resistance, respectively. It should be noted that the 2 m Ω resistance of the mechanical switch, which encompasses all contact, conductor, and interfacial resistances, is considered the worst-case scenario. L_s and L_{loop} represent the source inductance and the loop stray inductance, respectively. The capacitor is charged by the charger prior to the connection of the circuit breaker to the main circuit.

To illustrate the operation principle of the EDISON breaker, a simulation model is built in PSIM. Table I summarizes the




Fig. 1. Circuit diagram of the EDISON breaker.

TABLE I
CIRCUIT PARAMETERS OF THE EDISON BREAKER FOR CIRCUIT SIMULATIONS

Description	Symbol	Value
Rated dc voltage	V_{DC}	12 kV
Rated dc current	i_{DC}	2 kA
FC3 voltage	v_{FC3}	280 V
FC3 capacitance	C_{FC3}	250 μ F
Loop inductance	L_{loop}	300 nH
Source inductance	L_s	300 μ H
Source resistance	R_s	10 m Ω
Mechanical switch resistance	R_M	2 m Ω
Loop parasitic resistance	R_{loop}	1 m Ω
Submodule count	N	6
MOV clamping voltage	v_{MOV}	4 kV
ON-state voltage drop of single IGBT	$v_{on,drop}$	3 V

system ratings and circuit parameters. In the simulation, the IGBTs are adopted from Infineon FZ750R65KE3 [34] with a detailed Spice model. The typical ON-state voltage drop for each IGBT is 3 V. The maximum blocking voltage for a single IGBT can reach up to 6.5 kV so that the total voltage blocking capabilities for six submodules can be up to 39 kV, which is three times higher than the dc source voltage [28]. Fig. 2 shows the key simulation results.

A. Normal Operation ($0-t_0$)

During the normal operation, the IGBTs are all turned OFF, and the mechanical switch is turned ON. The nominal dc current flows through the main current path via the mechanical switch, as shown in Fig. 3(a). Since the variable inductor is saturated by the dc current, its inductance is negligible (i.e., $L_{var} \approx 0$). Meanwhile, the conduction losses during normal operation are negligible because no solid-state switches are in the main current path.

B. Fault Detected (t_0-t_1)

Fig. 3(b) shows that when a short circuit occurs, the current flowing through the main path will rapidly increase. The fault




Fig. 2. Simulation waveforms of the EDISON breaker.




Fig. 3. Equivalent circuit of the EDISON breaker. (a) Normal operation. (b) Fault detected. (c) Commutation process. (d) Current-holding period. (e) Energy absorption.

current is given as follows:

$$i_{DC} = i_{main} = \frac{V_{DC}}{L_s}t + I_0 \quad (1)$$

where I_0 is the initial current before a fault occurs. The increasing rate is determined by L_s and V_{DC} . When the current reaches the threshold (3 kA), the fault interrupt procedure will be initiated.

C. Commutation Process (t_1 – t_2)

During the commutation process, the controller triggers all the IGBTs to be turned ON. The FC3 capacitor discharges a loop current that superimposes on the fault current in the opposite direction. The rate of the current generated by the FC3 can be calculated as follows:

$$\frac{di_{FC3}}{dt} = \frac{1}{L_{loop}}(v_{FC3} - Nv_{on,drop}) \quad (2)$$

where v_{FC3} is the capacitor voltage of the FC3; $v_{on,drop}$ is the ON-state voltage drop of the IGBTs. Hence, the rate of i_{main} is

$$\frac{di_{main}}{dt} = \frac{di_{DC}}{dt} - \frac{di_{FC3}}{dt}. \quad (3)$$

It should be noted that L_{loop} is primarily determined by the busbar inductance, which is in the range of several hundred nH to 3 μ H, depending on the physical layouts and voltage levels [35], [36], [37]. L_{loop} should be minimized to ensure fast current commutation. Compared with L_s in the MVdc systems [38], L_{loop} can be thousands of times smaller. As a result of the rate of i_{FC3} being much larger than that of i_{DC} , i_{main} decreases rapidly from the threshold current. Based on the energy required for commutation, the minimum required voltage for the FC3 can be estimated as follows:

$$\frac{1}{2}C_{FC3} \cdot v_{FC3}^2 \geq \frac{1}{2}L_{loop} \cdot i_{pk}^2 \quad (4)$$

where i_{pk} is the threshold current at which the commutation process begins. Moreover, the voltage level of the FC3 is subject to various constraints, including the power rating of the charger, physical size, insulation requirements, and so on. With regard to (4) and the system parameters, only a few hundred volts are needed for the precharged capacitor to commutate the fault current at the medium-voltage level (12 kV). Once the FC3 voltage is selected, the capacitance of FC3 can be estimated as follows:

$$C_{FC3} = \frac{L_{loop} i_{pk}^2}{v_{FC3}^2}. \quad (5)$$

Accurate sizing of the FC3 can be accomplished through a time-domain circuit analysis. The equivalent circuit during the commutation process is depicted in Fig. 3(c), where the fault current, i_{DC} , is modeled as a current source with a specified rate of rise (represented by the red line). The FC3 discharges a countercurrent (represented by the blue line) to neutralize the fault current in the main current path. We have

$$C_{FC3} \frac{dv_{FC3}}{dt} = -i_{FC3} \quad (6)$$

$$v_{FC3} - N \cdot v_{on,drop} = i_{FC3} \cdot (R_M + R_{loop}) + L_{loop} \frac{di_{FC3}}{dt} \quad (7)$$

$$i_{main} = i_{DC} - i_{FC3}. \quad (8)$$

Equations (6)–(8) dictate that the following conditions must be satisfied for a successful commutation.

- 1) The main path current must reach zero at the conclusion of the commutation process, i.e., $i_{main}(t_2) = 0$. t_2 marks the completion of the commutation process.
- 2) The FC3 voltage must be greater than the IGBTs' ON-state voltage drop, i.e., $v_{FC3}(t_2) \geq Nv_{on,drop}$.

These constraints provide solutions for the FC3 voltage and capacitance.

It is shown that during the commutation process, the voltage across the variable inductor v_{sat} ramps up in the negative direction as the main current decreases. G_{IGBTs} represents the controller output signal of all the IGBTs. Thus, G_{IGBTs} has high outputs at t_1 , initiating the commutation process.

D. Current-Holding Period (t_2 – t_4)

Fig. 3(d) illustrates the equivalent circuit of the circuit breaker during the current-holding period. During this current-holding period, the main current is regulated within a range (± 10 A), thanks to the large inductance of the desaturated variable inductor. The rate of i_{main} is

$$\frac{di_{main}}{dt} = \frac{V_{DC}}{L_s} - \frac{v_{FC3} - Nv_{on,drop}}{L_{loop} + L_{var}}. \quad (9)$$

In this scenario, the variable inductor becomes the dominant component relative to L_{loop} . This increase in inductance leads to a decrease in the rate of i_{FC3} , thereby limiting the rate of i_{main} . It should be noted that the ± 10 A threshold value of the EDISON breaker is established by its mechanical switch. It demonstrates the amount of current that the mechanical switch can quench. In other words, this 10 A threshold value remains the same as long as the mechanical switch remains unchanged.

During t_2 and t_3 , the main path current remains almost zero, and the fault current was commutated to the commutation branch. At t_3 , the mechanical switch is completely turned OFF, as is indicated by G_M .

The inductance of the variable inductor L_{var} can be calculated as follows:

$$L_{var} = \frac{\partial \lambda}{\partial i_{main}} = \frac{nA_{core} \frac{\partial B}{\partial t}}{\frac{\partial i_{main}}{\partial t}} \quad (10)$$

where λ is the magnetic flux linkage; B is the magnetic flux density; A_{core} is the surface area through which the main current passes; and n represents the winding turns.

According to Ampere's law

$$\frac{\partial i_{main}}{\partial t} = \frac{l_m}{n} \frac{\partial H}{\partial t} \quad (11)$$

where l_m is the magnetic length path; H is the magnetic field. Meanwhile, $\frac{\partial B}{\partial t}$ can be written as follows:

$$\frac{\partial B}{\partial t} = \frac{\partial B}{\partial H} \cdot \frac{\partial H}{\partial t}. \quad (12)$$

Combining (10)–(12), L_{var} can be reorganized as follows:

$$L_{\text{var}} = \frac{n^2 A_{\text{core}}}{l_m} \cdot \frac{\partial B}{\partial H}. \quad (13)$$

When the core gets saturated, the magnetic field is given as follows:

$$H_{\text{sat}} = \frac{B_{\text{sat}}}{\mu_0 \mu_r} \quad (14)$$

where B_{sat} is the magnetic flux density when the core gets saturated and is provided by the manufacturers; μ_0 and μ_r are the vacuum permeability and relative permeability, respectively.

The relationship between the magnetic flux density B and the magnetic field H can be derived from the B – H curve as follows:

$$\frac{\partial B}{\partial H} = \begin{cases} \mu_0, & i_{\text{main}} \geq I_{\text{sat}}(\text{saturated}) \\ \mu_0 \cdot \mu_r, & i_{\text{main}} < I_{\text{sat}}(\text{desaturated}) \end{cases}. \quad (15)$$

Therefore, according to (13) and (15), the inductance can be expressed as follows:

$$L_{\text{var}} = \begin{cases} \mu_0 \cdot \frac{n^2 A_{\text{core}}}{l_m}, & i_{\text{main}} \geq I_{\text{sat}}(\text{saturated}) \\ \mu_0 \cdot \mu_r \cdot \frac{n^2 A_{\text{core}}}{l_m}, & i_{\text{main}} < I_{\text{sat}}(\text{desaturated}) \end{cases}. \quad (16)$$

Based on Ampere's law, the corresponding saturation current is

$$I_{\text{sat}} = \frac{l_m}{n} \cdot H_{\text{sat}} = \frac{l_m}{n} \cdot \frac{B_{\text{sat}}}{\mu_0 \mu_r}. \quad (17)$$

Based on (16), it can be found that the inductance of the desaturated inductor is μ_r times than that of the saturated inductor. For nanocrystalline magnetic cores, μ_r is approximately 15 000 [39]. Under normal operation, the nominal main path current saturates the variable inductor, and the inductance is approximately 1 nH, which is negligible. In contrast, once the main current approaches zero, the variable inductor desaturates and becomes a large inductor (approximately 10 μH), which restricts the rate of i_{FC3} and, in turn, limits the rate of i_{main} , as shown in Fig. 3(d).

During the current-holding period, the inductance of the desaturated variable inductor L_{var} (i.e., 10 μH) is hundreds of times larger than that of the loop stray inductance L_{loop} (i.e., 300 nH), and therefore holds the current within ± 10 A. In addition, even if the zero crossing of the main current occurs during a nonfault condition (e.g., for the sake of maintenance), the inductance of the desaturated inductor is one order of magnitude smaller than that of the source inductance L_s (i.e., 300 μH). As a result, even during the nonfault condition with a zero current, the variable inductor has negligible effects on the normal operation.

E. Energy Absorption

At t_4 , the IGBTs are all turned OFF, and the fault current flows into the MOVs where the energy is absorbed, as shown in Fig. 3(e).

III. FSM-BASED CONTROL FOR THE EDISON BREAKER

Any false triggering of the mechanical switch or the IGBTs would cause significant issues. For instance, if there is any electromagnetic interference (EMI) noise induced from the cables or the high current slew rate during the commutation process, the signal conditioning circuit and the controller would be contaminated and could be falsely triggered to turn OFF the mechanical switch under thousands of current amperes. This false turning OFF of the mechanical switch would lead to a catastrophic failure, and the entire system would be damaged. Such a catastrophe would also occur if the IGBTs were falsely triggered. As a result, it is of great importance to develop a robust control scheme capable of dealing with contingencies and providing the correct control sequence.

Moreover, the mechanical switch with supercritical fluids requires a certain temperature and pressure [25]. Any abnormal temperature and pressure will also impact the current interrupting capabilities. To that end, it is critical to monitor the real-time condition of the mechanical switch in terms of the temperature and pressure.

A. FSM-Based Control Scheme

Table II presents the logic rules of 16 states based on four inputs received by the controller. The four inputs are as follows.

- 1) Temperature, pressure, and ready signal of the auxiliary power supply (PS): Temperature and pressure sensors are used to monitor the status of the mechanical switch. If the temperature or the pressure is not within the desired range, it will send a signal to the controller to indicate its malfunction. The auxiliary PS for the charging circuit is also critical, as the FC3 voltage determines whether the fault current can be fully commutated to the commutation branch. Therefore, the status of the auxiliary PS, in conjunction with the temperature and pressure status, is the precondition for the circuit breaker's normal operation.
- 2) Current sensor in the main path: The trigger signal for the current sensor is generated by comparing the detected current with the established threshold currents. To increase the noise immunity, a hysteresis comparator is utilized [40]. Upon attainment of the upper threshold, the output will register as low, generating a falling edge that signifies an electrical fault occurrence. Conversely, upon reaching the lower threshold, the output will become high, generating a rising edge. The falling edge of the current sensor output will be classified as "0" in FSM, while the ascending edge is classified as "1," as depicted in Table II. Typically, commercial hall-effect current sensors for the MVdc system have a 0.3% accuracy and 150 kHz bandwidth (denoted as f_c). Since the sensor delay is related to the bandwidth given by $\tau = \frac{1}{2\pi f_c}$, the minimum resolution that the sensors can distinguish is approximately 15 A with 1 μs delay when considering the threshold of 5 kA. This value is higher than the arc quenching limit of the mechanical switch, posing significant challenges for the system to detect the accurate zero-crossing point. Therefore, detecting the

TABLE II
TRUTH TABLE OF THE FSM

States	Temperature/Pressure/ Auxiliary PS 0: Normal operation 1: Malfunction	Main path current sensor 0: Rising edge 1: Falling edge	Safe-to-open signal 0: Rising edge 1: Falling edge	Mechanical gauge sensor 0: Mechanical switch closed 1: Mechanical switch opened
Malfunction	1	X*	X	X
Normal	0	X	0	1
Commutation	0	0	0	0
Open the mechanical switch	0	1	0	0
Energy absorption	0	X	1	0
Energy absorption	0	X	1	1

*X indicates that it does not matter if it is 1 or 0.




Fig. 4. Safe-to-open voltage signal generated under the desaturated inductor.

accurate zero-crossing point relies on the safe-to-open signal.

- 3) Safe-to-open signal: The safe-to-open signal is used to indicate that the current is small enough such that it is safe to open the mechanical switch without an arc. Fig. 4 shows the voltage and current relationship of the variable inductor L_{var} under saturated and desaturated regions. The variable inductor is desaturated when the inductor current is less than 1.2 A. Under this condition, the variable inductor voltage v_{var} is 20 V. In contrast, when the current increases, the variable inductor suddenly gets saturated, and the voltage across it becomes approximately zero. Based on the voltage differences of the variable inductor within its saturated and unsaturated regions, a safe-to-open signal can be generated. During the fault event, the current increases with a positive di/dt and the inductor is saturated. The voltage across it is approximate to zero but remains greater than 0. This voltage is then compared with a negative threshold voltage to generate the safe-to-open signal. In this case, as the negative threshold voltage is less than the voltage across the inductor, the safe-to-open is low. On the other hand, when the commutation process begins, the current drops rapidly with a negative di/dt , leading to an increase in the voltage across the inductor but with a negative sign. Thus, the safe-to-open becomes high. After the commutation process is completed, the inductor desaturates with a positive voltage. Hence, the safe-to-open signal returns to low again. Since the state




Fig. 5. FSM flowchart.

machine is edge-trigger based, the state machine will interpret the rising edge of the safe-to-open signal (i.e., transition from low to high) as 0 and the falling edge (i.e., transition from high to low) as 1, as shown in Table II. During the transition from commutation to current-holding time, the safe-to-open signal transits from high to low accordingly, indicating that the current is now below the threshold value of the mechanical switch and it is safe-to-open.

- 4) Mechanical gauge sensor: The mechanical gauge sensor measures the travel distance between the mechanical switch contacts. Once the distance between the contacts is wide enough to build up enough voltage withstanding capabilities, it is defined as an open state. Otherwise, it is closed during normal operation with negligible resistance.

Fig. 5 shows the FSM flowchart where the digits correspond to the truth table bits in precisely the same order. State 0100, for example, represents that the current has reached the threshold value. With this FSM, only five states are needed. The state machine guarantees the unidirectional flow that can prevent the false triggering of the mechanical switch and IGBTs.

Fig. 6 shows the hardware connection diagram between the controller and system components. Since all the system components are isolated from the high-voltage side, the low-voltage box needs no additional insulation. Proper grounding and isolation between the low-voltage signal conditioning circuits and the high-current power loop is the key to being immune to high




Fig. 6. Controller diagram with the auxiliary PS and system insulation.




Fig. 7. Dual-core CPU control implementation with the CLA.

noise generated by high current; thus, false triggering by EMI noise can be prevented [41], [42].

B. Time Delay Breakdown and Optimization

The accurate and fast response from the controller is indispensable since the slew rate of the fault current is extremely high. The delay results in a slight increase in the main path current beyond the expected threshold. To accommodate this higher current, the mechanical switch and FC3 must be designed with appropriate safety margins. As a result, it is critical to investigate the time delay and propose an optimal control to shorten the latency as much as possible.

To increase the program's execution speed, the CLA is used [33]. The CLA is independent of the CPU in response to the peripheral interrupts so that it can free up the CPU for other tasks and increase the CPU bandwidth. The implementation of this control on the TI 28379D launchpad is illustrated in Fig. 7.


To test the delay time of the control program, a signal generator is used to generate a triggering signal for the state machine so that it can enter each state to run the whole control program. Two approaches are used to measure the delay. One is to set a

breakpoint in the TI code composer studio (CCS) by calculating how many cycles are used; the other approach is to toggle the general purpose input/output (GPIO) output high and observe the delay via an oscilloscope.


- 1) Delay between GPIO input and output: This delay is defined as the time interval between the input pin receiving the signal and the output being toggled high as is set in the control. The rising edge delay is 196 ns, while the falling edge delay is 288 ns from the measurement. Another method to measure it is through the CCS software by counting cycles. With a CPU speed 200 MHz, it is shown that the rising edge takes 36 cycles (i.e., $\frac{1}{200 \text{ MHz}} \cdot 36 = 180 \text{ ns}$), while the falling edge takes 54 cycles (i.e., $\frac{1}{200 \text{ MHz}} \cdot 54 = 270 \text{ ns}$), which shows great agreement with the hardware measurement.
- 2) Delay between GPIO input and DAC output: This delay is the time interval between the input pin receiving the signal and the generated DAC output. Since the DAC is used to drive the power amplifier of the mechanical switch, it is essential to measure this type of delay to prevent any failure to turn OFF the mechanical switch. It is found that the delay is approximately 800 ns from the measurement. The delay measured by counting the cycles is 157 cycles.
- 3) Comparison of the program execution time: The program execution time is defined as the state machine that runs to completion, which includes not only the delay between the GPIO input and output as well as the delay GPIO input and DAC output, but also the interrupt service routine and the FSM execution time. Fig. 8 shows the program execution time with and without the CLA. It can be seen that with the CLA, the whole program execution time reduces by 33% (from 2.4 to 1.6 μs). The delays measured by counting the cycles without the CLA and with the CLA are 478 and 317 cycles, respectively. Therefore, the CLA is a huge differentiator in terms of achieving fast and accurate control.

It should be noted that the sampling rate for monitoring the status of the mechanical switch (i.e., temperature and pressure) and auxiliary PS (i.e., charging for FC3) is approximately 1 kHz, which is limited by the sensor bandwidth, whereas the sampling rate for the other three inputs (i.e., main path current, safe-to-open, and the travel distance of the gauge) is up to 125 kHz, which is constrained by the switching speed and control delay. Therefore, to increase the speed of the control execution time, a dual-core microcontroller, TI 28379D is used where one CPU core is only used to monitor the status of the mechanical and auxiliary PS, whereas the other core is used to implement the FSM. The communication of two CPUs is achieved by a one-bit flag via an internal bus, which has little time delay. Compared with the single-core CPU approach, this dual-core CPU control features parallel tasking. The code for monitoring the condition of the mechanical switch and the FSM control is executed independently on two cores, thus reducing the delay significantly.

An alternative approach is to utilize the PPB of the ADC modules. The comparison function is integrated within the PPB and



(a)



(b)

Fig. 8. Control program execution delay. (a) Without the CLA. (b) With the CLA.

can be promptly employed following the ADC conversion. As a result, the monitoring aspect can be delegated to a single CPU. A comparative analysis of four distinct methods of executing the FSM is conducted, including (a) dual-core implementation, (b) single-core implementation without PPB, (c) single-core implementation with PPB from a single ADC module, and (d) single-core implementation with PPB from three separate ADC modules. To evaluate the relative merits and limitations of these four methods, two cases were analyzed. Case 1: Normal operation of the monitoring; Case 2: An abrupt malfunction in the monitoring. For method (b), the monitoring and the fast control loop (i.e., 125 kHz) are executed in a single core with two separate interrupt routines. Given that the monitoring of the system is a prerequisite for the effective operation of the fast control, the monitoring is prioritized in the interrupt nesting hierarchy. There are two viable options for the PPB implementation: one option is to use the ADC channels from a single module (e.g., ADCINA0, ADCINA1, and ADCINA2), while another option is to employ three separate modules (e.g., ADCINA0, ADCINB0, and ADCINC0). Consequently, the single core with PPB implementation is divided into two distinct variations, represented by methods (c) and (d), respectively.

It is found that, in case 1, the monitoring interrupt will not activate and the dual-core operates like a single-core executed at 125 kHz with 1.6 μ s execution time, resulting in no

TABLE III
COMPARISONS OF DIFFERENT METHODS TO IMPLEMENT THE FSM

Methods	Metrics		
	Latency	Extensibility for more inputs	Code complexity
(a) Dual-core	Low	High	Relative low
(b) Single-core without PPB	High	Relative high	High
(c) Single-core with PPB from 1 ADC module	Relative low	Relative high	High
(d) Single-core with PPB from three ADC modules	Low	Low	Low

distinguishable differences among the four methods. However, the independent operation of the dual core facilitates an instantaneous interruption of the fast control loop in response to the malfunction in monitoring. Nonetheless, for method (b), the monitoring interrupt is prioritized and executed prior while the fast control loop awaits, leading to a 480 ns delay. This delay encompasses code execution for the monitoring aspects, nesting of interrupts, and restoration of relevant registers. Due to this delay, the total time of the fast control loop amounts to 2.1 μ s, restricting the maximum fast control loop frequency to about 500 kHz beyond which the code execution becomes incomplete.

To conclude, Table III summarizes the comparative analysis of the various methods for implementing the FSM from various perspectives. From a latency perspective, the dual-core approach [method (a)] is similar to the PPB approach [method (c) and method (d)] and exhibits a 25% reduction compared with method (b). While no discernible difference between methods (c) and (d) is observed in our scenario, it can be anticipated that method (c) will incur a slightly extended delay compared with method (d) in situations where multiple interrupts are required for multiple ADC inputs. The extended delay is due to the necessity of accessing the ADCEVTSTAT register to identify the source of the interrupt [33]. In terms of the extensibility of inputs, the dual-core method offers the greatest capability with access to all peripherals independently. On the other hand, method (d) may not be as favorable as method (c) in this regard, as there are only four available modules. In terms of coding complexity, methods (a) and (d) are more favorable as they do not require interrupt nesting or access to the data register, which are necessary in method (b) and method (c), respectively.

The proposed dual-core approach presents low latency, a slight increase in structure and coding complexity, but great extensibility for handling multiple inputs and data processing, in comparison to the single-core PPB method. This architecture permits the hybrid circuit breaker to broaden its monitoring and protection capabilities to encompass a wider range of elements, such as the FC3 precharger, IGBT monitoring, historical data storage and retrieval, and so forth. Hence, this article endeavors to archive the development of the controller on a dual-core architecture that accommodates multithreaded applications.

Fig. 9 shows a comprehensive time delay breakdown of the control scheme. When the current reaches the threshold value at T_1 , the first contributor to the delay is the pick-up delay,




Fig. 9. Breakdown of the control delay.

including the current sensor, the signal conditioning circuit, and the optical fiber transmission delays. The total pick-up delay is approximately 800 ns, and it is mainly dependent on the selected hardware. The second part of the delay is the GPIO delay that takes up to 200–300 ns. The major part of the delay comes from the program execution. Once the state machine enters the commutation state, the IGBT triggering signal will be sent to the gate driver boards at T_2 . The delay of the gate driver boards and fully turning ON IGBTs at T_3 is approximately 1 μ s. After the commutation is completed at T_4 , the safe-to-open signal is generated from the desaturated variable inductor at T_5 . The safe-to-open delay between T_4 and T_5 is 1.8 μ s. The state machine continues running to turn OFF the mechanical switch by sending out a DAC signal. The program execution delay combined with the DAC delay in total is 1.6 μ s with the CLA used.

IV. CHIL VERIFICATION OF THE CONTROL SCHEME

A. CHIL System Configuration

Fig. 10(a) shows the configuration of the CHIL system. The CHIL model is built in Simulink and will be implemented in OPAL-RT. Fig. 10(b) shows the interface board with the TI Launchpad. The purpose of the control board is for signal conditioning and noise filtering.

B. Mechanical Switch Circuit Model

Fig. 11 shows the RLC circuit model of the mechanical switch. In Fig. 11, the power amplifier moves the mechanical switch using a piezoactuator. The displacement sensor measures the contact distance, which is converted into a voltage signal V_{out} and compared with the desired travel curve V_{ref} . The error of V_{out} and V_{ref} will be tuned by the proportional integral (PI) controller and the output is the desired output voltage v_{DAC} to drive the mechanical switch; therefore, the contact distance is controlled by the voltage signal v_{DAC} . The primary of the PI objective control is to minimize overshoot and undershoot, which are the primary causes of insulation failures. A relatively




Fig. 10. CHIL system configuration. (a) OPAL-RT configuration for the EDISON breaker's circuit model. (b) Control board configuration for the EDISON breaker's control.




Fig. 11. Fifth-order circuit model of the mechanical switch.

TABLE IV
RLC NETWORK REPRESENTATION OF MECHANICAL SWITCH

Symbol	Value
R_{300}	1 Ω
R_{10}	1 Ω
R_1	1 M Ω
R_2	118 k Ω
R	100 Ω
L_1	2.64 mH
C_1	496 nF
C_2	549 nF
C_{300}	0.5 μ F
C_{10}	15 μ F




Fig. 12. CHIL and offline simulation results of v_{DAC} and V_{out} .

low proportional gain is used to prioritize minimized oscillations over settling time [17]. As a result, the mechanical system can be represented with a higher order RLC network where the output voltage controls the travel distance of the mechanical switch actuators.

The mechanical switch model encompasses a power amplifier, a piezo-based actuator, a displacement sensor, and a voltage divider. The power amplifier can be modeled with a 300 kHz bandwidth low-pass filter with a voltage ratio of 50:1, while the actuator model can be modeled as a third-order LC network [25]. The displacement sensor is also a low-pass filter with a 10 kHz bandwidth. With this model, the mechanical switch can be built in OPAL-RT with solely passive elements. The circuit parameters of the RLC network are presented in Table IV.

The solver time step of OPAL-RT is 200 ns, and the DAC signal v_{DAC} is from the control board while the output of the voltage V_{out} is measured via an oscilloscope. The offline simulation is built on the PSIM and compared with the CHIL model to verify the control scheme. Fig. 12 shows the DAC output and the driving voltage of the mechanical switch during the opening process of the mechanical switch. The DAC voltage v_{DAC} decreases from 3.3 V to 0, while the voltage across the piezocontact starts to increase to open the contacts of the mechanical switch. Once the mechanical switch is completely turned OFF, the control output voltage for the piezoactuator will maintain a constant at 0.33 V. The initial v_{DAC} in the CHIL results is slightly lower than 3.3 V. This discrepancy with the offline simulation is caused by the signal conditioning circuit board connected to OPAL-RT. It is found that the CHIL simulation matches the offline simulation well.




Fig. 13. Implementation of the EDISON breaker in the CHIL system.




Fig. 14. CHIL test results of EDISON breaker.

C. CHIL System Results

Fig. 13 shows the implementation of the EDISON breaker in the CHIL system. Since the MOV and the variable inductor are not readily available in OPAL-RTs library, the MOV is represented by a diode and a snubber circuit, while the variable inductor is represented by an inductor that is in parallel with an ideal switch to mimic the saturation and desaturation effect. The mechanical switch is represented by the fifth-order RLC circuit, as shown in Fig. 11. The inductance and resistance are identical to those of Table I.

Fig. 14 shows the CHIL test results where the fault current takes about 2.3 μ s to complete the current commutation with a 1.3 kA/ μ s slew rate under 600 V FC3 capacitor's voltage. The time delay between the threshold detected and the beginning of the commutation is about 650 ns. Because the CHIL results are based on the analog outputs from OPAL-RT as opposed to the

TABLE V
HARDWARE LIST

Components	Manufacturer	Part number
IGBT	Infineon	FZ750R65KE3
MOV	Littlefuse	V142CA60
FC3 capacitor	Kyocera	AVX FFVE410107
Current sensor	LEM	LF-2010
DC PS	Magna	XR series
FC3 charging circuit	Texas Instruments	LMG3410-HB-EVM
Controller PS	Delta Electronics	PMT-24V50W1AA
Variable inductor's core	VAC T60006	L2050-V146






Fig. 15. Experimental setup for the current commutation test.

experimental tests where the current sensors cause delay, the time delay is slightly shorter.

V. EXPERIMENTAL VERIFICATION

Table V lists the experimental specification, and Fig. 15 shows the experimental setup for the current commutation test. A capacitor bank with an air-core source inductor is used to mimic 3 kA current with a higher slew rate of the fault current. A capacitor bank is precharged by a dc PS from the Magna XR series with a 1.2 kV dc voltage rating. A thyristor is added to enforce a fault condition.

Fig. 16 shows the computer-aided design (CAD) model of the EDISON breaker and its hardware prototype. IGBTs in the commutation branch can withstand 6.5 kV maximum rated voltages. The MOVs are capable of clamping 1750 V dc voltage, and the maximum allowed pulse current is up to 70 kA. For each submodule, three MOVs are connected in series to increase the voltage clamping capabilities. The film capacitors of the FC3 are charged by a boost converter to boost the voltage up to 300 V. The control circuit is powered by a 24 V dc PS. The



(a)

(b)

Fig. 16. CAD model and hardware prototype of the EDISON breaker. (a) CAD model. (b) Hardware prototype.

variable inductor cores have a high relative permeability (i.e., $\mu_r = 15\,000$).

Fig. 17 shows the experimental waveforms of the current commutation test. At T_1 , the fault current reaches the threshold value (3 kA), and the current commutation process is initiated with the current sensor output being low. Because of the falling edge of the current sensor output, the controller responds to the fault event by turning ON the IGBTs in the commutation branch at T_2 . The delay time between T_1 and T_2 is $1.2\ \mu\text{s}$ due to the execution time of the control program, including GPIO delay and the state machine program. The fault current continues to rise until T_3 because of the IGBT gate driver and IGBT turn-ON delays, taking $1\ \mu\text{s}$ to fully turn ON the IGBT. The main path current will drop with $60\ \text{A}/\mu\text{s}$ slew rate during the commutation process, which takes $50\ \mu\text{s}$ to reach zero crossing at T_4 . During this commutation process, the safe-to-open signal becomes high because of the negative rate of the main path current. Once the current is small enough, the voltage across the variable inductor will increase due to the desaturation of the inductor; hence, the

TABLE VI
COMPARISON OF THE EDISON BREAKER AND A FEW SELECTED HYBRID CIRCUIT BREAKERS

Reference	Year	Voltage rating	Nominal current	Interrupting current	Current commutation rate	Current commutation time	Commutation switches
[15]	2017	200 V	18 A	18 A	2.3 A/ μ s	6 μ s	Antiseries MOSFETs
[43]	2018	175 V	500 A	500 A	0.11 A/ μ s	4.4 ms	N/A
[10]	2019	300 V	7 A	20 A	1.3 A/ μ s	15 μ s	H-bridge
[23]	2019	1 kV	100 A	100 A	5 A/ μ s	20 μ s	IGBT module
[44]	2022	100 V	25 A	25 A	0.05 A/ μ s	0.5 ms	Antiseries MOSFETs
[45]	2022	100 V	40 A	50 A	0.1 A/ μ s	0.5 ms	Antiseries MOSFETs
[13]	2022	600 V	30 A	30 A	3 A/ μ s	10 μ s	JFET+IGBT
EDISON	2022	12 kV	2000 A	3000 A	60 A/ μ s	50 μ s	Diode+capacitor




Fig. 17. Experimental waveforms of the current commutation test.

safe-to-open signal becomes low at T_5 . The delay time between T_4 and T_5 is 1.8 μ s because of the hysteresis characteristics of the $B-H$ curve. Once the control safe-to-open signal is created, the mechanical switch starts to open at T_6 . The time delay between T_5 and T_6 is about 1.6 μ s, which is due to the program execution and the DAC output delay.

VI. DISCUSSION AND COMPARISON OF THE STATE-OF-THE-ART DC CIRCUIT BREAKERS

Table VI compares the key features between the existing hybrid circuit breakers and the EDISON breaker. In this table, the voltage rating, nominal current, interrupting current, current commutation rate, current commutation time, and commutation switches are listed.

A recent hybrid circuit breaker developed in [15] utilizes a newly invented emitter turn-OFF (ETO) as its solid-state switching device. ETOs have a faster interrupting speed than the traditional silicon-controlled rectifier (SCR) thyristors that have

a longer reverse recovery time. Unlike the EDISON breaker with the FC3 assisting the commutation, the interrupting speed of the breaker proposed in [15] is still dictated by the switching device. However, the ETO is still not commercially available, and more research efforts are needed to investigate its properties.

Ray et al. [10] and Shen et al. [13] use coupled inductors to achieve current commutation. However, the coupling coefficients must be carefully designed, and the magnetic properties of the inductors would limit its current commutation slew rate.

Pei et al. [43] require a cryogenic environment that is still difficult to achieve in real applications. Bartosik et al. [23] still need a fuse to interrupt the fault current, which slows down the current commutation process.

The essential difference between the various hybrid circuit breakers lies in the technique used to achieve commutation. It should also be noted that the commutation switches of the EDISON breaker (i.e., FC3) rely solely on a capacitor and a diode for commutation, rendering it a cost-effective option as a passive circuit compared with the active switch-based counterparts.

The current commutation time for the EDISON breaker is 50 μ s with a 60 A/ μ s slew rate. In spite of the fact that the requirement for controlling such a fast circuit breaker, involving a coordinated control of both the mechanical and solid-state switches with high current, is much more stringent, the proposed control scheme herein is able to tackle this challenge and offer insights for other generic MVdc hybrid circuit breakers' modeling and control development.

VII. CONCLUSION

This article has proposed the accurate and fast control scheme for a novel MVdc hybrid circuit breaker that has 3 kA current interrupting capabilities and 50 μ s current commutation time. Because of the current commutation time, the EDISON breaker poses enormous challenges to the control scheme in terms of the guarantee of the correct control sequence.

The operation principle of the circuit is demonstrated and verified in offline simulation. An FSM is proposed to guarantee the control sequence. Since the latency is critical in high-current commutation processes, a thorough time delay breakdown of the entire control sequence is investigated. It reveals that the CLA accelerates the control execution speed by 33%. To derisk the entire system before performing high-power tests, a CHIL model is built with a fifth-order RLC network representing the mechanical switch so that a hybrid of the mechanical switch and solid-state switches can be simulated in CHIL solely with

circuit models. During the experimental verification, a total time of 50 μs with a 60 A/ μs slew rate of the current commutation is measured. Finally, the comparisons of the EDISON breaker with other state-of-the-art hybrid circuit breakers highlight the superiority of the proposed control strategy.

It is possible to further increase the fault interrupting speed, which is mainly dictated by the speed of the mechanical switch. Therefore, the feasibility of optimizing the operating condition of the mechanical switch to achieve faster interrupting speeds will be discussed in future work.

ACKNOWLEDGMENT

The authors would like to thank the reviewers, associate editor, Co-EIC, and EIC for the critical comments and constructive suggestions that have led to the final form of this article after several revisions, project collaborators from the Georgia Institute of Technology, Atlanta, GA, and Sihun Song, Mark Stanovich, and Karl Schoder from Center for Advanced Power Systems (CAPS).

VII. DISCLAIMER

The information, data, or work presented herein was funded in part by an agency of the United States Government. Neither the United States Government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

REFERENCES


- [1] Y. Wang, W. Li, Xuanlyu Wu, and X. Wu, "A novel bidirectional solid-state circuit breaker for DC microgrid," *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5707–5714, Jul. 2019.
- [2] L. Qi et al., "Solid-state circuit breaker protection for DC shipboard power systems: Breaker design, protection scheme, validation testing," *IEEE Trans. Ind. Appl.*, vol. 56, no. 2, pp. 952–960, Mar./Apr. 2020.
- [3] R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairoli, "A review of solid-state circuit breakers," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 364–377, Jan. 2021.
- [4] X. Song, P. Cairoli, Y. Du, and A. Antoniazzi, "A review of thyristor based DC solid-state circuit breakers," *IEEE Open J. Power Electron.*, vol. 2, pp. 659–672, 2021, doi: [10.1109/OJPEL.2021.3134640](https://doi.org/10.1109/OJPEL.2021.3134640).
- [5] C. Meyer, M. Kowal, and R. W. De Doncker, "Circuit breaker concepts for future high-power DC-applications," in *Proc. 40th IAS Annu. Meeting. Conf. Rec. Ind. Appl. Conf.*, 2005, vol. 2, pp. 860–866.
- [6] M. Steurer, K. Frohlich, W. Halaus, and K. Kaltenecker, "A novel hybrid current-limiting circuit breaker for medium voltage: Principle and test results," *IEEE Trans. Power Del.*, vol. 18, no. 2, pp. 460–467, Apr. 2003.
- [7] C. M. Franck, "HVDC circuit breakers: A review identifying future research needs," *IEEE Trans. Power Del.*, vol. 26, no. 2, pp. 998–1007, Apr. 2011.
- [8] J.-Y. Kim, S.-S. Choi, and I.-D. Kim, "A novel reclosing and rebreaking AC thyristor circuit breaker," in *Proc. 9th Int. Conf. Power Electron. ECCE Asia*, 2015, pp. 2574–2581.
- [9] T. Senda, T. Tamagawa, K. Higuchi, T. Horiuchi, and S. Yanabu, "Development of HVDC circuit breaker based on hybrid interruption scheme," *IEEE Trans. Power App. Syst.*, vol. PAS-103, no. 3, pp. 545–552, Mar. 1984.
- [10] A. Ray, K. Rajashekara, S. N. Banavath, and S. K. Pramanick, "Coupled inductor-based zero current switching hybrid DC circuit breaker topologies," *IEEE Trans. Ind. Appl.*, vol. 55, no. 5, pp. 5360–5370, Sep./Oct. 2019.
- [11] Y. Song, F. Liu, X. Diao, Y. Zhuang, and X. Zha, "A novel low-loss bidirectional T-source circuit breaker with physical isolation for low-voltage DC distribution network," *IEEE Trans. Ind. Electron.*, vol. 69, no. 7, pp. 6892–6902, Jul. 2022.
- [12] Y. Li, F. Peng, Q. Yang, S. Kim, and M. Steurer, "Direct current hybrid circuit breaker with reverse biased voltage source," U.S. Patent 17/393 882, Nov. 25 2021.
- [13] Z. J. Shen, Y. Zhou, R. Na, T. Cooper, M. A. Ashi, and T. Wong, "A series-type hybrid circuit breaker concept for ultrafast DC fault protection," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6275–6279, Jun. 2022.
- [14] K. A. Corzine and R. W. Ashton, "A new Z-source DC circuit breaker," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2796–2804, Jun. 2012.
- [15] X. Song, C. Peng, and A. Q. Huang, "A medium-voltage hybrid DC circuit breaker, Part I: Solid-state main breaker based on 15 kV SiC emitter turn-OFF thyristor," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 278–288, Mar. 2017.
- [16] L. Yi and J. Moon, "Bidirectional Q-Z-source DC circuit breaker," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9524–9538, Aug. 2022.
- [17] C. Xu et al., "Piezoelectrically actuated fast mechanical switch for MVDC protection," *IEEE Trans. Power Del.*, vol. 36, no. 5, pp. 2955–2964, Oct. 2021.
- [18] A. H. Chang, B. R. Sennett, A.-T. Avestruz, S. B. Leeb, and J. L. Kirtley, "Analysis and design of DC system protection using Z-source circuit breaker," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1036–1049, Feb. 2016.
- [19] S. G. Savaliya and B. G. Fernandes, "Analysis and experimental validation of bidirectional Z-source DC circuit breakers," *IEEE Trans. Ind. Electron.*, vol. 67, no. 6, pp. 4613–4622, Jun. 2020.
- [20] S. Gunturi and D. Schneider, "On the operation of a press pack IGBT module under short circuit conditions," *IEEE Trans. Adv. Packag.*, vol. 29, no. 3, pp. 433–440, Aug. 2006.
- [21] X. Song, A. Q. Huang, M.-C. Lee, and C. Peng, "Theoretical and experimental study of 22 kV sic emitter turn-off (ETO) thyristor," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6381–6393, Aug. 2017.
- [22] Z. Chen et al., "Analysis and experiments for IGBT, IEGT, and IGBT in hybrid DC circuit breaker," *IEEE Trans. Ind. Electron.*, vol. 65, no. 4, pp. 2883–2892, Apr. 2018.
- [23] M. Bartosik, P. Borkowski, E. Raj, and F. Wójcik, "The new family of low-voltage, hyper-speed arcless, hybrid, DC circuit breakers for urban traction vehicles and related industrial applications," *IEEE Trans. Power Del.*, vol. 34, no. 1, pp. 251–259, Feb. 2019.
- [24] A. Shukla and G. D. Demetriades, "A survey on hybrid circuit-breaker topologies," *IEEE Trans. Power Del.*, vol. 30, no. 2, pp. 627–641, Apr. 2015.
- [25] C. Xu, Z. Jin, M. Tousei, and L. Graber, "Critical damping in travel curves of piezoelectrically actuated fast mechanical switches for hybrid circuit breakers," *IEEE Trans. Power Del.*, vol. 37, no. 5, pp. 3873–3884, Oct. 2022.
- [26] L. Novello, F. Baldo, A. Ferro, A. Maistrello, and E. Gaio, "Development and testing of a 10-ka hybrid mechanical-static DC circuit breaker," *IEEE Trans. Appl. Supercond.*, vol. 21, no. 6, pp. 3621–3627, Dec. 2011.
- [27] R. Xie and H. Li, "Improved MVDC breaker operation by active fault current sharing (FCS) of existing power converters for shipboard applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 2620–2631, Jun. 2021.
- [28] A. Suzuki and H. Akagi, "HVDC circuit breakers combining mechanical switches and a multilevel PWM converter: Verification by downscaled models," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4259–4269, May 2019.
- [29] J. Háfnér and B. Jacobson, "Proactive hybrid HVDC breakers - a key innovation for reliable HVDC grids," in *Proc. CIGRE Bologna Symp.*, 2011, pp. 1–9.
- [30] L. Graber et al., "Edison: A new generation DC circuit breaker," *CIGRE, Paris Exhibition*, 2020.
- [31] Z. J. Zhang et al., "Lifetime-based selection procedures for DC circuit breaker varistors," *IEEE Trans. Power Electron.*, vol. 37, no. 11, pp. 13525–13537, Nov. 2022.

- [32] F. Zhang, Y. Ren, Z. Shi, X. Yang, and W. Chen, "Novel hybrid DC circuit breaker based on series connection of thyristors and IGBT half-bridge submodules," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 1506–1518, Feb. 2021.
- [33] Texas Instrum., C2000 TMS320F28379D microcontroller datasheet. 2021. [Online]. Available: <https://www.ti.com/product/TMS320F28379D>
- [34] Infineon, 6500 V IGBT FZ750R65KE3 datasheet. 2021. [Online]. Available: <https://www.infineon.com/cms/en/product/power/igbt/igbt-modules/fz750r65ke3/>
- [35] Z. Yuan et al., "Design and evaluation of laminated busbar for three-level T-type NPC power electronics building block with enhanced dynamic current sharing," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 395–406, Mar. 2020.
- [36] C. Chen, X. Pei, Y. Chen, and Y. Kang, "Investigation, evaluation, and optimization of stray inductance in laminated busbar," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3679–3693, Jul. 2014.
- [37] H. Gui et al., "Methodology of low inductance busbar design for three-level converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 3468–3478, Jun. 2021.
- [38] N. Doerry and J. V. Amy, "System inductance for MVDC circuit breakers," in *Proc. IEEE Electr. Ship Technol. Symp.*, 2021, pp. 1–7.
- [39] Vacuumschmelze (VAC) T60006 nanocrystalline VITROPERM alloy core. [Online]. Available: <https://www.mouser.com/pdfdocs/VACChokesandCoresDatasheet.pdf>
- [40] Analog device, "LT1715 independent input/output supplies features—Analog devices," 2008. [Online]. Available: <https://www.analog.com/media/en/technical-documentation/data-sheets/1715fa.pdf>
- [41] J. Yao, Z. Ma, Y. Lai, and S. Wang, "A survey of modeling and reduction techniques of radiated EMI in power electronics," in *Proc. IEEE Int. Joint EMC/SI/PI EMC Europe Symp.*, 2021, pp. 1081–1086.
- [42] Z. Ma, Y. Li, S. Wang, H. Sheng, and S. Lakshmikanthan, "Investigation and reduction of EMI noise due to the reverse recovery currents of 50/60 Hz diode rectifiers," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 3, no. 3, pp. 594–603, Jul. 2022.
- [43] X. Pei, O. Cwikowski, A. C. Smith, and M. Barnes, "Design and experimental tests of a superconducting hybrid DC circuit breaker," *IEEE Trans. Appl. Supercond.*, vol. 28, no. 3, Apr. 2018, Art. no. 5000205.
- [44] S. Zhang, G. Zou, X. Wei, and C. Zhang, "Multiport hybrid DC circuit breaker with reduced fault isolation time and soft reclosing capability," *IEEE Trans. Ind. Electron.*, vol. 69, no. 4, pp. 3776–3786, Apr. 2022.
- [45] N. Krneta and M. Hagiwara, "Dual-circuit-based test bench design for HVDC circuit breaker verification," *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10658–10671, Sep. 2022.




Yuchen He (Student Member, IEEE) received the B.S. degree in electrical engineering from Wuhan University, Wuhan, China, in 2019. He is currently working toward the Ph.D. degree in electrical and computer engineering with Florida State University, Tallahassee, FL, USA.

His current research interests include dc circuit breaker and grid-tied and grid-forming inverter control. He served as the ECCE Virtual Platform Coordinator from 2020 to 2022.



Qichen Yang (Member, IEEE) received the Ph.D. degree from the Georgia Institute of Technology, Atlanta, GA, USA, in 2018.

He is currently a Research Faculty I with the Center for the Advanced Power System, Florida State University, Tallahassee, FL, USA, which he joined as a Postdoctoral scholar in 2019. His research interests include medium-voltage multilevel converter, medium-voltage dc circuit breaker, and high-voltage insulation technology.



Yuan Li (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Wuhan University, Wuhan, China, in 2003, 2006, and 2009, respectively.

She is an Assistant Professor with the Department of Electrical and Computer Engineering and Center for Advanced Power Systems, Florida State University, Tallahassee, FL, USA. From 2009 to 2018, she was with Sichuan University, China, as a Lecturer and an Associate Professor. Her research area includes power quality, impedance source converters, photovoltaic inverters, and power forecasting. She serves as an Associate Editor for *IEEE TRANSACTIONS ON POWER ELECTRONICS*, and a member of IEEE ECCE Organizing Committee and IEEE PELS Publicity Committee.



Sanghun Kim (Member, IEEE) was born in Busan, South Korea, in 1988. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Kyungpook National University, Daegu, South Korea, in 2013, 2015, and 2019, respectively.

From 2020 to 2022, he was a Postdoctoral Associate with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL, USA. His current research interests include wide-band-gap device application, multilevel converters, fast chargers for electric vehicles, and dc circuit breakers.



Fang Zheng Peng (Fellow, IEEE) received the B.S. degree from Wuhan University, Wuhan, China, in 1983, and the M.S. and Ph.D. degrees from the Nagasaki University of Technology, Niigata, Japan, in 1987 and 1990, respectively, all in electrical engineering.

From 1990 to 1992, he was a Research Scientist with Toyo Electric Manufacturing Company, Ltd., Tokyo, Japan, where he was involved in the research and development of active power filters, flexible ac transmission system (FACTS) applications, and motor drives. From 1992 to 1994, he was a Research Assistant Professor with the Tokyo Institute of Technology, Tokyo, Japan, where he initiated a multilevel inverter program for FACTS applications and a speed-sensorless vector control project. From 1994 to 1997, he was a Research Assistant Professor with the University of Tennessee, Knoxville, TN, USA. From 1994 to 2000, he was with the Oak Ridge National Laboratory, Oak Ridge, TN, USA, where he was the Lead (Principal) Scientist with Power Electronics and Electric Machinery Research Center from 1997 to 2000. From 2000 to 2018, he was with Michigan State University, East Lansing, MI, USA, where he was the University Distinguished Professor with the Department of Electrical and Computer Engineering. He is currently with Florida State University, Tallahassee, FL, USA, where he is a Professor with the Center for Advanced Power Systems. He is the fellow of National Academy of Inventors.



Matthew Bosworth (Member, IEEE) received the B.S. degree in applied mathematics and computational science from Florida State University, Tallahassee, FL, USA, in 2013, and the M.S. degree in electrical engineering from the FAMU-FSU College of Engineering, Tallahassee, FL, USA, in 2015, where he is currently working toward the Ph.D. degree in electrical engineering, with a focus in MBSE and MBE applications for real-time modeling and simulation.

He works as an Associate in research for the power systems group under Dr. Mischa Steurer with the Center for Advanced Power Systems.



Lu Wang (Member, IEEE) received the B.S. and M.S. degrees from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2009 and 2012, respectively, and the Ph.D. degree from Florida State University, Tallahassee, FL, USA, in 2019, all in electrical engineering.

She was a Postdoctor with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL, USA. She is a senior staff Power Electronics Engineer with Infineon Technologies, Neuburg, Germany. Her research interests include multilevel


converters, ground current, and real-time simulation.



Zhiyang Jin (Member, IEEE) received the B.E. degree in electrical engineering and the M.S. degree in high-voltage and insulation technology from North China Electric Power University, Beijing, China, in 2010 and 2013, respectively, and the Ph.D. degree in electrical engineering from the University of Canterbury, Christchurch, New Zealand, in 2018.

He is currently a Research Engineer II with Plasma and Dielectric Lab, Georgia Institute of Technology, Atlanta, GA, USA. His research interests focus on the dielectric materials for the next generation of

high-voltage electric apparatus, which has not only a smaller physical footprint but also a lower carbon footprint.



Yanjun Shi (Senior Member, IEEE) received the B.S. degree in electrical engineering and the Ph.D. degree in power electronics from the Huazhong University of Science and Technology, Wuhan, China, in 2007 and 2012, respectively.

He is currently a Power Electronics Control Engineer with Tesla, Palo Alto, CA, USA. His research interests include grid-connected converters, high power density power converter design, wide-band-gap device application, modeling, and control of power electronics' converters.



Nash Bonaventura (Student Member, IEEE) received the B.S. degree in mechanical engineering from Florida State University, Tallahassee, FL, USA, in 2020.

His research interests include sustainable power generation and transmission.



Michael Steurer (Senior Member, IEEE) received the B.S. and M.S. degrees in from Vienna Technical University, Vienna, Austria, in 1994, and the Ph.D. from the Swiss Federal Institute of Technology, Zurich, Switzerland, in 2001, all in electrical engineering.

Since 2001, he has been a Senior Researcher with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL, USA, where he currently leads the Power Systems Group with primarily focus on hardware-in-the-loop real-time simulation

and modeling of integrated power and energy systems for all-electric ships and future terrestrial power systems. He has authored and coauthored more than 180 technical papers in the area of shipboard power systems, hardware-in-the-loop real-time simulation, fault protection, and superconductivity.

Dr. Steurer is a member of the International Council on Large Electric Systems, and the American Society of Naval Engineers. He currently chairs IEEE WG P2004 which develops a recommended practice for HIL simulations. He is also the recipient of the 2019 ASNE Solberg Award.



Chunmeng Xu (Member, IEEE) received the B.S. degree in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2016, and the M.S. and Ph.D. degrees in electrical and computer engineering from the Georgia Institute of Technology, Atlanta, GA, USA, in 2019 and 2021, respectively.

She is currently a Research Scientist with ABB US Research Center, Raleigh, NC, USA. Her research interests include solid-state circuit breakers, wide-bandgap semiconductors in high-power converters, and advanced protection solutions for dc power systems.



Lukas Graber (Senior Member, IEEE) received the diploma and Ph.D. degrees in electrical engineering from ETH Zürich, Zürich, Switzerland, in 2002 and 2009, respectively.

He is currently an Associate Professor with the School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA. Before he joined Georgia Tech in 2015, he was with the Center for Advanced Power Systems, Florida State University, initially as a Postdoctoral Research Associate and later as a Research Faculty Member.

His research interests include superconducting power cables and fault current limiters, cryogenic power electronics, supercritical dielectric materials, ultrafast mechanical switchgear, short-circuit forces in substations, and grounding aspects of power distribution on future all-electric ships. He is a member of CIGRE, CSA, and Electrosuisse. He serves on the Board of Directors for CSA, an Editor for select issues for the IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, and contributes to standard committees, taskforces, as well as study committees within IEEE and CIGRE.