

A Secondary-Side Phase-Shifted Bidirectional Soft-Switching DC–DC Converter Employing Step Voltage Switching for Eliminating Device Voltage Overshoot

Ravichandra Maddipudi , Nareshkumar Kummari, and Souvik Chattopadhyay, *Member, IEEE*

Abstract—In this article, we present a modulation strategy for bidirectional power flow for the step voltage switched (SVS) secondary-side phase-shifted (SPS) dc–dc converter that eliminates the device voltage overshoot problem. The voltage overshoot problem arises due to the resonance between the transformer leakage inductance and the output capacitance of the current-fed side metal–oxide–semiconductor field-effect transistor of the converter. Many snubber/clamp circuits were discussed in the literature to suppress this voltage overshoot. However, the power loss in these clamp circuits will affect the converter’s efficiency. The bidirectional SVS SPS dc–dc converter presented in this article eliminates the voltage overshoot problem instead of suppressing it and, therefore, nullifies the need for a voltage clamp circuit. And most of all switching devices undergo soft-switching (either zero voltage switching or zero current switching). These factors result in achieving a peak efficiency of 96%. The proposed topology is tested for 1.7 kW at 100 kHz switching frequency with voltage-fed side voltage being 72 V and current-fed side voltage of 400 V. The results obtained prove the feasibility of the proposed work.

Index Terms—Bidirectional, MOSFET’s output capacitance, phase-shift full-bridge (PSFB) converters, voltage overshoot, zero current switching (ZCS), zero voltage switching (ZVS).

I. INTRODUCTION

ISOLATED bidirectional dc–dc converters are extensively employed in renewable energy systems. These are primarily used to control the power flow between renewable sources, such as photovoltaics, windmills, and many more, and the voltage bus connected to the energy storing elements, such as a battery or supercapacitor. Isolation provides flexibility and safety to the converter. Therefore, the research on isolated bidirectional topologies has increased over the past decade. Among them, full-bridge isolated topologies are immensely used in fuel cells, renewable generating systems, and electric vehicle charging systems [1], [2], [3], [4], [5], [6].

Manuscript received 11 October 2022; revised 25 January 2023; accepted 25 March 2023. Date of publication 30 March 2023; date of current version 19 May 2023. Recommended for publication by Associate Editor K. Basu. (Corresponding author: Ravichandra Maddipudi.)

The authors are with the Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur 721302, India (e-mail: m.ravichandra276@gmail.com; naresh.pe34@ee.iitkgp.ac.in; souvik@ee.iitkgp.ac.in).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2023.3263205>.

Digital Object Identifier 10.1109/TPEL.2023.3263205




Fig. 1. (a) Bidirectional full-bridge DC–DC converter operated with PPS modulation [10] and (b) its key waveforms.

A. Full-Bridge Isolated Bidirectional DC–DC Topologies

Among full-bridge topologies, double full-bridge topologies comprising a current-fed bridge and voltage-fed bridge are implemented in [5], [6], [7], [9], and [11]. The bidirectional full-bridge dc–dc converter presented in [10] and its key waveforms are shown in Fig. 1. This converter operates with primary-side phase-shift (PPS) modulation. It has a simple structure and control; however, it has the following limitations: huge circulating current flow and associated power loss [12], the snubber/clamp circuit requirement to protect the current-fed side MOSFETs from the voltage overshoot, and limited zero voltage switching (ZVS) range at light load conditions [13].

A dual active full-bridge bidirectional isolated dc–dc converter is presented in [2]. This converter has the advantages of soft switching in both the bridges and the absence of the voltage overshoot problem. However, as leakage inductance is a crucial element in energy transfer, it has to be controlled very well; thus, manufacturing the converter in bulk is very difficult [7]. It also has the limitations of high circulating




Fig. 2. (a) Unidirectional SPS PWM DC–DC converter [12] and (b) its key waveforms.

conduction losses that significantly affect the efficiency [7]. During the circuit operation, the imminent reactive power flow increases the converter loss and current stress on the switching devices [8].

The circulating current problem in PPS modulated full-bridge converters is addressed by the secondary-side phase-shift (SPS) modulation presented in [12], [14], [15], and [16], and many advanced primary- and secondary-side modulation techniques have taken care of the ZVS range at light load conditions [12], [14], [15], [16], [17].

B. Secondary-Side Phase-Shift Modulated Converters

A unidirectional SPS pulsewidth modulation (PWM) dc–dc converter, presented in [12], and its fundamental waveforms are shown in Fig. 2. From the waveforms, it can be seen that the circulating current is absent in the SPS-modulated full-bridge converters. In addition to the absence of circulating current, soft switching of all the devices would be achieved at all load conditions using the SPS modulation strategy. This modulation strategy can also be implemented in the bidirectional full-bridge converters. For example, it is applied for an IGBT-based isolated bidirectional ac–dc converter by Norrga in [14]. Even though the SPS modulation addresses the circulating current problem, the problem of voltage overshoot still exists in the converter. It appears twice [15] in each switching half-cycle, as shown in Fig. 2. The magnitude of this voltage overshoot is two times the ideal blocking voltage. It will be even more if the reverse recovery of the body diode of the MOSFET is considered [16].

A simple approach to protect the current-fed side MOSFETs from this voltage overshoot is to use a clamp circuit. Many dissipative and regenerative clamp circuits are reported in the literature to suppress the voltage overshoot across the current-fed devices [5], [7], [9], [10], [11], [12], [14], [15], [17], [18],

[19], [20], [21], [22], [23], [24]. Apart from using a clamp circuit to suppress the voltage overshoot, some authors have proposed modulation strategies to reduce the magnitude of this voltage overshoot [25], [26], [27], [28], [29], [30]. However, the reduction in the overshoot is not significant, and few of them used a small clamp circuit as backup protection. There will be considerable loss in these clamp circuits when operated at higher voltage levels, whether they are regenerative or dissipative. Hence, there is a need to find a solution for eliminating the voltage overshoot instead of suppressing it such that the need for the voltage clamp would be nullified and the power loss associated with it is eliminated, thus improving efficiency. It also helps in implementing low rating (less expensive) devices on the current-fed side devices and makes transformer design flexible because the effect of leakage inductance on voltage overshoot has already been nullified. A topological solution is provided in [16] to eliminate the voltage overshoot problem in SPS modulation-based dc–ac converter.

C. Three-Legged SPS-Modulated DC–AC Converter That Eliminates the Voltage Overshoot Problem

The basic idea behind the voltage overshoot elimination in this converter is to apply the voltage v_{ab} in two steps with a definite time interval between them instead of applying it in a single step. Hence, it can be called a step voltage switched (SVS) dc–ac converter. This SVS can be achieved by an extra switching leg on the voltage-fed side and splitting the high-frequency transformer ($1:n$) into two transformers ($1:n_1$) ($1:n_2$). Here $n_1 + n_2 = n$ and $n_1 = n_2 = 0.5n$ if silicon carbide (SiC) MOSFETs are used as switching devices on the current-fed side [16]. First, a half-step voltage of $n_1 V_{in}$ ($= 0.5n V_{in}$) is applied. With this voltage being input, the output capacitance of the MOSFETs on the current-fed side bridge and the leakage inductance of the transformer form a resonant circuit. The voltage v_{ab} thus resonates and reaches a peak value of $n V_{in}$, ($= 2n_1 V_{in}$) simultaneously the transformer secondary current i_s reaches the filter inductor current level (i_{L_f}). At this instant, the remaining half voltage $n_2 V_{in}$ is applied. As the voltage across the output capacitance of the MOSFET and leakage inductor current have reached their final steady-state values, there will not be any further resonance. This idea is depicted in Fig. 3.

However, the converter in [16], being a solar microinverter, did not consider the requirements of bidirectional power flow. Here the operation is explained only for forward power flow, i.e., dc to ac. It did not explore how the reverse power flow, i.e., ac to dc, would be achieved. This work aims to develop an SPS modulation strategy for a bidirectional dc–dc converter that also eliminates the voltage overshoot problem. The rest of this article is organized as follows. In Section II, the proposed bidirectional dc–dc converter with SPS modulation and SVS is presented. Basic operating modes describing the elimination of voltage overshoot in the proposed bidirectional converter are presented in Section III-A. A detailed modulated strategy and ZVS analysis during forward and reverse power flow is shown in Sections III-B and III-C, respectively. The symmetry of the SPS-SVS




Fig. 3. Illustrating the basic idea behind the voltage overshoot elimination in the SPS-modulated SVS DC-AC converter proposed in [16].




Fig. 4. Proposed SPS-modulated SVS DC-DC bidirectional converter.

modulation strategy during forward and reverse power flow is presented in Section III-D. Experimental results are given in Section IV, and conclusions are given in Section V.

II. PROPOSED BIDIRECTIONAL DC-DC CONVERTER WITH SPS MODULATION AND STEP VOLTAGE SWITCHING

The proposed bidirectional converter is shown in Fig. 4. It has evolved from the conventional phase-shift full-bridge (PSFB) converter [10]. However, unlike conventional PPS modulated PSFB converter, it has adopted SPS modulation to control the output voltage. Therefore, in this topology, the secondary side resembles the secondary side of the unidirectional PWM dc-dc converter presented in [12]. However, to make this topology bidirectional, all the diodes of the SPS PWM dc-dc converter are replaced with MOSFETs and then rearranged for symmetry in the converter structure. It may be noted that compared to PPS modulated PSFB converters, SPS-modulated converters have two additional devices (antiserries) on the secondary side. These antiserries MOSFETs are required in this topology because, unlike PPS control, the secondary-side voltage is not zero in the freewheeling mode, and the devices of only one leg are ON and of the other leg are OFF during this time.

The circulating current problem of the PPS-controlled PSFB converter is solved in this SPS-modulated bidirectional converter. As presented in [12], this topology also has the advantage

of soft switching (either ZVS or ZCS) of all the devices over a very wide range of load current [12].

The next significant modification with respect to the PSFB converter is that a third leg (Leg C) has been added to the primary-side bridge to eliminate the problem of voltage overshoot across the secondary-side devices. This three-leg bridge generates a second step voltage waveform at the appropriate instant so that the leakage inductance of the transformer and the device capacitance do not resonate to produce any voltage overshoot. Therefore, this topology is called an SPS-SVS dc-dc bidirectional converter, and the complete modulation scheme is denoted as SPS-SVS modulation in this article.

Even though there are three switching legs on the voltage-fed side, the power will be equally distributed between the two transformers used in the proposed topology. Therefore, two half-bridge legs Leg-A and Leg-C, on the voltage-fed side, carry $\frac{1}{2}$ the load current value compared to the other leg (Leg-B). Thus, despite three switching legs, the voltage-fed side bridge will not have more conduction loss than the conventional PSFB converter. The total KVA rating of the two transformers is equal to that of the single transformer that has been used in a conventional converter. There are other PSFB topologies that propose a three-leg structure for a different purpose, and due to this, there is no detrimental effect on efficiency [31], [32], [33]. The technique to eliminate the voltage overshoot was first proposed in [16], but its application was limited to forward power flow, as discussed in Section I. In this article, a modulation scheme is presented, which maintains the essential features of the modulation scheme presented in [16] but modifies the sequences so that bidirectional power flow between voltage-fed and current-fed sides becomes possible without additional circuit elements. The basic operating modes during forward and reverse power flow operation of the proposed SPS-SVS dc-dc converter and the respective modulation schemes are discussed in the following sections.

III. ANALYSIS OF THE SPS-SVC CONVERTER

A. Basic Operating Modes

Basic operating modes that help in eliminating the voltage overshoot problem in the proposed bidirectional converter




Fig. 5. Basic circuit waveforms of the proposed SPS-SVS bidirectional DC-DC converter during forward and reverse power flow.

are presented in this section. The circuit waveforms of the proposed SPS-SVS dc-dc bidirectional converter are depicted in Fig. 5. In this figure, $D_\phi T_s/2$ is the phase shift between the current-fed (secondary) side devices. The operation of the proposed converter is divided into four basic modes in each switching half cycle, as shown in Fig. 5, which are as follows.

Freewheeling mode (FW1) (t_0-t_1): In this mode, the filter inductor current freewheels through one of the legs on the current-fed side, and there will not be any power transfer between the voltage-fed side and the current-fed side. Transformer secondary (series-connected) side current (i_s) is zero. The primary of one of the transformers is connected to the V_{LV} , so the reflected voltage on the series-connected secondary (v_s) is equal to nV_{LV} (forward power flow) or $-nV_{LV}$ (reverse power flow).

Current rising mode (CRI) (t_1-t_2): In this mode, the transformer's secondary is effectively shorted, allowing the transformer secondary-side current (i_s) to rise to the filter inductor current level. Current i_s rises in the positive direction in forward power flow as v_s is positive, and it rises in the negative direction in reverse power flow as v_s is negative. The voltage v_{ab} is zero in this mode.

Resonance mode (RI) (t_2-t_3): In this mode, the switching sequence is the same for both forward and reverse power flow. This mode is the starting stage of powering mode. During this mode, the first transformer (T_{X1}) primary voltage v_{p1} is equal to V_{LV} . The second transformer (T_{X2}) primary voltage v_{p2} is equal to zero, so the reflected voltage on the transformer secondary is nV_{LV} . With this step voltage as input and due to the resonance between the transformer leakage inductance (L_{lks}) and the output capacitance of the MOSFETs on the current-fed side, the voltage

v_{ab} starts rising and reaches its peak value ($2nV_{LV}$) at the end of this mode, and at the same instant, the current i_s also resonates and reaches filter inductor current i_{Lf} again.

Powering mode (PI) (t_3-t_4): In this mode also, the switching sequence is the same for both forward and reverse power flow. During this mode, the second step voltage is applied across the transformer secondary by connecting the primary of the other transformer to V_{LV} ; hence, the reflected secondary-side voltage (v_s) is $(n+n)V_{LV} = 2nV_{LV}$. As v_{ab} has already reached the voltage level of $2nV_{LV}$ due to resonance, which is the same as the v_s , and the current through another resonating element, i.e., leakage inductor current (i_s) reaches its steady-state value of (i_{Lf}), there will not be any further resonance, and thus, there is no voltage overshoot.

The remaining four modes in the next switching half cycle are similar to those discussed. The circuit equivalents of the four modes discussed are shown in Fig. 6. The complete modulation strategy for implementing these basic modes in the proposed converter is shown in Fig. 7. The detailed analysis of this modulation strategy along with the ZVS/ZCS transitions of the devices is discussed in the section followed. This analysis is based on the following assumptions: Filter inductor current (i_{Lf}) is ripple-free; therefore, it is considered constant in one switching period. The current-fed side devices are SiC MOSFETs; for most SiC MOSFETs, the variation in the output capacitance with respect to drain-to-source voltage is very less when operated at higher voltages [34]. Hence, this output capacitance (C_{os}) is considered constant for the analysis (this has been justified numerically in Section VI). The turns ratio of both the transformers is the same and equal to $1:n$. The magnetizing inductance is considered very high for the transformers.




Fig. 6. Illustrating the circuit equivalents of the basic operating modes of the proposed converter during forward and reverse power flow.

B. Detailed Modulation Scheme and Soft-Switching Analysis During Forward Power Flow

Fig. 7(a) shows the modulation strategy during forward power flow operation. Various circuit modes based on the time instants are described as follows.

Mode 1 (t_0-t_1) (FW1): In this mode, MOSFETs M_1 , M_4 , and M_6 of the voltage-fed side are ON, and on the current-fed side, MOSFETs M_7 , M_8 , M_9 , and M_{11} are ON. The primary voltage of transformer Tx_1 is $v_{p1} = V_{LV}$, and its reflected secondary voltage is nV_{LV} . This voltage of nV_{LV} has to be blocked by MOSFETs M_{10} and M_{12} . During the charging process of the output capacitances of M_{10} and M_{12} , they form a resonant circuit with the leakage inductance of the transformer (L_{lks}). Resonant equations governing this circuit are given in (1) and (2). Resonance starts with initial values of $v_{ab} = 0$ and $i_s = 0$, and the voltage blocked by MOSFETs M_{10} and M_{12} resonate in this mode as well, but the peak of the voltage according to the (1) would be $2nV_{LV}$ as only a step voltage of nV_{LV} is applied in this mode. Thus, it would not affect the devices on the current-fed side as they are rated for a voltage level of $2nV_{LV}$. The Gate

pulse of the MOSFET M_8 is withdrawn at the finishing of this mode.

$$v_{ab}(t) = nv_{LV} (1 - \cos\omega_r t) \quad (1)$$

$$i_s(t) = \frac{nv_{LV}}{Z_r} \sin\omega_r t \quad (2)$$

where resonant frequency $\omega_r = 1/\sqrt{2C_{os}L_{lks}}$ and resonant impedance $Z_r = \sqrt{L_{lks}/2C_{os}}$.

Mode 2 (t_1-t_2) (CRI): This mode starts by turning ON MOSFET M_{12} . As no current flows through this MOSFET before this mode, it will turn ON with ZCS. The voltage across the output capacitance of MOSFETs M_{10} and M_{12} discharges through the body channel of MOSFET M_{12} ; therefore, v_{ab} becomes zero. As MOSFET M_9 is still ON and the inductor current cannot change its direction immediately, it will force the body diode of the MOSFET M_8 into conduction. With MOSFETs M_{11} and M_{12} also ON, the transformer secondary is effectively shorted; therefore, the secondary-side current or leakage inductor current i_s starts increasing linearly from zero to filter inductor current level i_{Lf} with the slope of nV_{LV}/L_{lks} . Duty cycle loss occurs in this mode.




Fig. 7. Illustrating the SPS-SVS modulation strategy for (a) forward power flow and (b) reverse power flow.

The duration of this mode can be calculated as

$$t_2 - t_1 = t_{ir} = L_{Lks} \left(\frac{i_{Lf}}{nV_{LV}} \right). \quad (3)$$

Mode 3 (t_2 - t_3) (R1): At time $t = t_2$, with nV_{LV} acting as a source, L_{Lks} along with the paralleled output capacitances of the MOSFETs M_{10} and M_8 form a resonant circuit, with initial conditions of drain-to-source voltages of MOSFETs M_{10} and M_8 being zero, i.e., $v_{ds10}(t_2) = 0$, $v_{ds8}(t_2) = 0$ and leakage inductor current being equal to filter inductor current, i.e., $i_s(t_2) = i_{Lf}$. The resonant equations for this circuit are given as follows:

$$v_{ab}(t) = nV_{LV} (1 - \cos\omega_r t) \quad (4)$$

$$i_s(t) = i_{Lf} + \frac{nV_{LV}}{Z_r} \sin\omega_r t. \quad (5)$$

This resonance continues until v_{ab} rises to the peak value of $2nV_{LV}$ and i_s reaches to filter inductor current level (i_{Lf}) again.

The duration of this mode can be found using (6). Gate pulse to the MOSFET M_6 is withdrawn at the finishing of this mode.

$$t_3 - t_2 = \frac{1}{\omega_r} \cos^{-1} \left(1 - \frac{v_{ds10}}{nV_{LV}} \right) = t_{rs}. \quad (6)$$

Mode 4 (P1) (t_3 - t_4): This mode starts by turning ON the MOSFET M_5 . Thus, the second step voltage is also applied across the transformer secondary, which helps in eliminating the device voltage overshoot, as discussed before in the powering mode (P1).

Mode 5 (t_4 - t_5): This mode starts by simultaneously withdrawing the gate pulses to MOSFETs M_1 and M_4 . The load current carried by the leakage inductor helps in achieving ZVS of MOSFETs M_2 and M_3 . The simplified (multiresonant) circuit of this mode is shown in Fig. 8. The equations related to this circuit can be written based on the equations for the multiresonant




Fig. 8. Resonant circuit formed in mode 5.

circuit given in [35].

$$i_p = ni_{Lf} \cos \omega_{SD} t + \frac{(ni_{Lf})C_{op}}{C_{op} + C_D} (1 - \cos \omega_{SD} t) \quad (7)$$

$$2v_p = \frac{(ni_{Lf})t}{C_{op} + C_D} + \frac{1}{\omega_{SD}} \frac{(ni_{Lf})C_D}{C_{op}(C_{op} + C_D)} \sin \omega_{SD} t \quad (8)$$

$$v_{ab} = V_{LV} + \left[\frac{1}{C_{op}} - \frac{C_{op}}{(C_{op} + C_D)C_D} \right] \times \frac{(ni_{Lf})}{\omega_{SD}} \sin \omega_{SD} t - \frac{(ni_{Lf})t}{C_{op} + C_D} \quad (9)$$

where c_{op} = output capacitance of the voltage-fed side MOSFETs, $C_D = 2n^2 c_{os}$, $\omega_{SD} = \sqrt{\frac{1}{L_{Lk}C}}$, and $C = \frac{C_S C_D}{C_S + C_D}$.

Mode 6 (t_5 – t_6): This mode starts by turning ON MOSFETs M_2 and M_3 . During this mode, the output capacitances of MOSFETs M_8 and M_{10} discharge from $v_{ab}(t_6)$ to zero. The gate pulse of MOSFET M_7 is withdrawn at the end of this mode.

Mode 7 (t_6 – t_7): In this mode, the current i_s falls from $i_s(t_7)$ to 0 with a slope of nV_{LV}/L_{Lks} following (10). By the finishing of this mode, the gate pulse of M_9 is withdrawn and M_{10} will be ready for ZVS turn ON and M_8 will be ready for ZCS turn ON.

$$L_{Lks} \frac{di_s}{dt} = -nV_{LV}. \quad (10)$$

The remaining modes of operation are similar to the modes discussed.

C. Detailed Modulation Scheme and Soft-Switching Analysis During Reverse Power Flow

Fig. 7(b) shows the modulation strategy during reverse power flow operation. Various circuit modes based on the time instants are described as follows.

Mode 1 (t_0 – t_1) (FWI): In this mode, the voltage-fed side MOSFETs M_6 , M_3 , and M_1 are ON, and on the current-fed side, MOSFETs M_8 , M_{10} , M_{11} , and M_{12} are ON. This mode is similar to *mode 1* of forward power flow, except the current i_{Lf} now freewheels through the MOSFET Leg-B instead of Leg-A, and the reflected secondary-side voltage is $-nV_{LV}$ instead of nV_{LV} . The current flowing through MOSFET M_7 is zero in this mode; therefore, it will be ready for ZCS turn ON in the following mode.

Mode 2 (t_1 – t_2) (CRI): This mode starts by turning ON the MOSFET M_7 . The voltage across output capacitances of the MOSFETs M_7 and M_9 discharges through the body channel of the MOSFET M_7 ; thus, the voltage across the MOSFET M_9 becomes zero, and so does the voltage v_{ab} . Thus, M_9 turns ON with ZVS, and at the

same time, the gate pulse of M_8 is withdrawn. As MOSFET M_{10} is still ON, with MOSFET M_7 turned ON, the transformer secondary is effectively shorted. This mode is similar to *mode 2* of forward power flow, where all bottom devices on the current-fed side are conducting to short the transformer secondary. In contrast, all top devices of the current-fed side are conducting in reverse power flow. As $v_s = -nV_{LV}$ in reverse power flow, i_s rises in the negative direction from zero to filter inductor current level (i_{Lf}) with a slope of $-nV_{LV}/L_{Lks}$. At the finishing of this mode, the gate pulse to the MOSFET M_{10} is withdrawn. This mode's duration can be found using (3) by replacing nV_{LV} with $-nV_{LV}$. Here, the leakage inductor current i_s is forced to rise till the filter inductor current level (i_{LF}) by creating an overlap between M_7 and M_{10} . This overlapping time is calculated online based on (3). From this equation, it is clear that t_{ir} varies proportionally with load current. Hence, even if there is an arbitrary change in load during the transient, there will not be any discontinuity in the inductor current.

Mode 2a (t'_1 – t_2): This submode starts by withdrawing the gate pulse of MOSFETs M_3 . This mode is similar to *mode 5* in forward power flow. Therefore, M_4 is ready for ZVS turn-ON at the finishing of this mode.

Mode 3 (t_2 – t_3) (RI): This mode starts by turning ON the MOSFET M_4 on the voltage-fed side. This mode operation is the same as *mode 3* of the forward power flow.

Mode 3a (t_2 – t'_2): This submode starts by withdrawing the gate pulse to MOSFET M_6 . Before this mode, as the leakage inductor current i_s is negative, it helps the MOSFET M_5 in achieving the ZVS. When the gate pulse of M_6 is withdrawn, this current discharges the output capacitance of MOSFET M_5 and charges the output capacitance of MOSFET M_6 simultaneously following (11). At the finishing of this mode, MOSFET M_5 will be ready for ZVS turn ON.

$$-C_{op} \frac{dv_{ds5}}{dt} = C_{op} \frac{dv_{ds6}}{dt} = i_{p2} = ni_{lf}. \quad (11)$$

Mode 4 (t_3 – t_4) (PI): This mode starts by turning ON the MOSFET M_5 . The operation of this mode is similar to *mode 4* of forward power flow. At the finishing of this mode, MOSFET M_1 is turned OFF.

Mode 5 (t_4 – t_5): This mode starts by turning OFF the MOSFET M_1 and ends by turning ON the MOSFET M_2 . The voltage v_{p1} falls to zero by the end of this mode.

Mode 6 (t_5 – t_6): This mode starts by turning ON the MOSFET M_2 . As v_{p1} is zero, v_{ab} tends to fall slightly from its level voltage.

Mode 7 (t_6 – t_7): This mode starts by turning ON the MOSFET M_8 and turning OFF the MOSFET M_{12} . No current flows through the MOSFET M_8 before this mode, so it will turn ON with ZCS. As M_8 is turned ON, it will create a short on the secondary side with the body diode of M_{12} conducting. Thus, the output capacitances of MOSFETs M_8 and M_{10} discharge to zero so does the voltage v_{ab} , and the current i_s starts rising from i_{LF} to 0 with a slope of nV_{LV}/L_{Lks} .

The remaining modes of operation are similar to the modes discussed. The soft switching of the devices during forward and reverse power flow is summarized in Table I. It is given in Table I that two MOSFETs on the voltage-fed side undergo hard turn-ON.

TABLE I
SUMMARY ON SOFT SWITCHING OF THE DEVICES

Switching Device	Forward power flow (turn ON)	Reverse power flow (turn ON)
M ₇ , M ₁₀	ZVS	ZCS
M ₈ , M ₁₁	ZCS	ZCS
M ₉ , M ₁₂	ZCS	ZVS
M ₃ , M ₄	ZVS	ZVS
M ₁ , M ₂	ZVS	Hard turn on
M ₅ , M ₆	Hard turn ON	ZVS

However, these MOSFETs are required to implement SVS. SVS is absolutely essential to eliminate voltage clamp. The elimination of loss in the voltage clamp (passive or active) is more than compensating for the switching loss of these two MOSFETs. As these MOSFETs are on the low-voltage side, their turn-ON loss will be relatively less.

D. Symmetry of the SPS-SVC Modulation During Forward and Reverse Power Flow

The proposed modulation strategy is essentially symmetric in both directions. The following observations from Fig. 7 help in understanding the symmetry of the proposed modulation.

1) Primary-Side Modulation:

1) In the proposed SPS-SVS modulation scheme, irrespective of the direction of the power flow, the gate pulse of M₅ (top device of Leg-C) is phase-shifted with respect to the gate pulse of M₁ (top device of Leg-A). This phase shift is necessary to control the output voltage of the converter. It broadly divides the entire period into four basic modes of operation (FW1, P1, FW2, and P2), as shown in Fig. 7. It may be noted that these operational modes are identical in both forward and reverse power flow.

2) In the proposed three-leg converter, the gate pulses of the middle-leg (Leg-B) devices, M₃ and M₄, are obtained following a symmetry pattern. M₄ is aligned with the gate pulse of M₁ for the forward power flow and almost aligned with the gate pulse of M₅ for the reverse power flow. The only difference is that, in reverse power flow, the gate pulse of M₄ is slightly advanced (by resonance period t_{rs}) with respect to the gate pulse of M₅ to generate the first step voltage. This two-step application of the input voltage (i.e., $v_{p1} + v_{p2}$) ensures that the voltage across the secondary devices never crosses the level voltage in the reverse power flow mode as well.

This bidirectional converter modulates the primary-side devices as per rules 1) and 2). It is clear that a transition from forward to reverse power flow mode would require only a change in the alignment of the gate pulses of M₄ and M₃.

2) *Secondary-Side Modulation:* In the secondary-side modulation of SPS-SVS, there is one additional constraint that is taken into consideration. Other than the top devices, M₇ and M₁₀, the pulsewidth of the other devices is modified to get a significant circuit benefit. The modulation does not allow both the series-connected devices to be in the OFF state; otherwise, the voltage across one of the blocking devices may be more




Fig. 9. Illustrating the switching time instants of secondary-side devices.

than the applied voltage across the combination in the floating state because the blocking voltages appear in opposite directions. This modification extends the ON period of one of the bottom devices of the same leg when both devices are supposed to be OFF to avoid the floating condition of these devices in the OFF state. With this change, the following similarities may be observed from the gate pulses of secondary-side devices shown in Fig. 7(a) and (b).

1) First, it can be seen that M₇ and M₁₀ gate pulses (the secondary-side top devices) for reverse power flow are lagging M₇ and M₁₀ gate pulses for forward power flow by the freewheeling period (FW), respectively. Second, it may be noted that M₈ and M₁₁ (the secondary-side middle devices) gate pulses for reverse power flow are the same as the M₈ and M₁₁ gate pulses for forward power flow, respectively. Third, the gate pulses of M₉ and M₁₂ (the secondary-side bottom devices) are interchanged when the direction of power flow changes.

Therefore, M₉ and M₁₂ gate pulses for reverse power flow are the same as the M₁₂ and M₉ gate pulses for forward power flow.

2) It may be noted from Fig. 9 that the instants the secondary-side devices are turned ON or OFF in forward and reverse power flow modes are correlated with each other. For example, to cause a transition from FW1 to P1 in forward power flow mode, at $t = t_1$, M₈ is turned OFF and M₁₂ is turned ON, whereas for the transition from P1 to FW2 in reverse power flow mode, at $t = t_6$, M₈ is turned ON and M₁₂ is turned OFF. Similarly, the transition from FW1 to P1 in reverse power flow mode at t_1 and t_2 is correlated with the transition from P1 to FW2 of forward power flow mode at t_5 and t_6 because the same switches change to the inverted state, maintaining the symmetry of the switching instant. Therefore, the proposed SPS-SVS modulation can completely predict the switching signals for reverse

TABLE II
PARAMETERS OF THE PROTOTYPE

Voltage conversion	72–400 V
Rated power	1.7 kW
Operating frequency	100 kHz
Filter inductor	1 mH
Low-voltage side devices	200 V, 130 A, 8 mΩ Silicon MOSFETs (IRFP4668PBF)
High-voltage side devices	1.2 kV, 31 A, 80 mΩ SiC MOSFETs (C2M0080120D)
Controller used to generate gate pulses	FPGA XC3S400 Xilinx control board

TABLE III
TRANSFORMERS DESIGN DATA

Turns ratio	1:4
No. of turns winding 1	7
No. of turns winding 2	14+14 (interleaved)
Cores used	EE 42/21/20 N97 cores
Core area	244 mm ²
Leakage inductance	500 nH
AC resistance	23 mΩ

power flow from switching signals for forward power flow.

IV. EXPERIMENTAL RESULTS

The proposed converter is verified experimentally at a peak power of 1.7 kW. The parameters used for the experiment are given in Table II and the design data of the transformers used are given in Table III. From the parameters, it can be observed that, in the proposed converter, the v_{ds} across the current-fed side devices will be equal to $280 V(nV_{LV})$ when the first step is applied. After applying the second step voltage, the v_{ds} will be $560 V (2nV_{LV})$. The variation of C_{os} from 280 to 560 V is $<20\text{PF}$ [34]. This variation of $<20\text{ pF}$ in C_{os} will not affect the magnitude of voltage overshoot across the device; hence, it can be considered constant.

The hardware prototype of the proposed converter is shown in Fig. 10. From Figs. 11 and 12, it can be observed the voltage overshoot is absent in the voltage v_{ab} during both forward and reverse power flow.

Soft switching of various devices at rated power (1.7 kW) is shown in Figs. 13 and 14. In these, the ZCS turn ON of MOSFETs M_8 and M_9 and ZVS turn ON of the MOSFET M_7 during forward power flow is shown in Fig. 13(a), (b), and (e), respectively. Similarly, the MOSFET M_{10} also undergoes ZVS turn ON, and MOSFETs M_{11} and M_{12} undergo ZCS turn ON in the next switching half cycle during forward power flow. ZVS turn ON of the voltage-fed side MOSFETs M_3 and M_1 is shown in Fig. 13(c) and (d), respectively. Similarly, their complementary MOSFETs M_2 and M_4 also undergo ZVS turn ON during forward power flow.

The ZCS turn ON of the current-fed side MOSFETs M_{10} and M_{11} and the ZVS turn ON of MOSFET M_{12} during reverse power flow are shown in Fig. 14(a)–(c), respectively. Similarly, the MOSFETs M_7 and M_8 also undergo ZCS turn ON, and MOSFETs M_9 undergoes ZVS turn ON in the next switching half cycle




Fig. 10. Hardware prototype of the proposed converter.




Fig. 11. Experimental result shows the absence of voltage overshoot in v_{ab} during forward power flow at 1.7 kW power.




Fig. 12. Experimental result shows the absence of voltage overshoot in v_{ab} during reverse power flow at 1.7 kW power.

during reverse power flow. ZVS turn ON of the voltage-fed side MOSFETs M_4 and M_6 is shown in Fig. 14(d) and (e), respectively. Similarly, their complementary MOSFETs M_3 and M_5 also undergo ZVS turn ON during reverse power flow. Transformer primary currents i_{p1} and i_{p2} , along with the transformer secondary current i_s and voltage v_{ab} , are shown in Figs. 15




Fig. 13. Experimental result shows soft-switching phenomenon in various MOSFETs during forward power flow at 1.7 kW power.




Fig. 14. Experimental result shows soft-switching phenomenon in various MOSFETs during reverse power flow at 1.7 kW power.

and 16 during forward and reverse power flow, respectively. From these results, it is evident that the circulating current is absent in the proposed converter. The results claiming soft switching at low power at 250 W, i.e., 15% maximum power during both forward and reverse power flow, are shown in Figs. 17 and 18, respectively.




Fig. 15. Experimental result shows all the transformer currents and the voltage v_{ab} during forward power flow at 1.7 kW power.




Fig. 16. Experimental result shows all the transformer currents and the voltage v_{ab} during reverse power flow at 1.7 kW power.




Fig. 17. Experimental result shows soft-switching phenomenon in various MOSFETs during forward power flow at 250 W power.




Fig. 18. Experimental result shows soft-switching phenomenon in various MOSFETs during reverse power flow at 250 W power.




Fig. 19. Power loss distribution in the conventional converter with an active clamp [5], flyback clamp [9], RCD clamp, and the proposed converter at a 1.7 kW power output.

Loss distribution in the proposed converter and the conventional converter with the active clamp [5], flyback clamp [9], and RCD clamp has been calculated through simulations and plotted in Fig. 19. From this figure, it can be observed that the clamp circuit loss (sky blue cube) is absent in the proposed converter. Conduction and transformer losses are significantly less in the proposed converter than in the conventional converters as there is no circulating current in the proposed converter. Switching and gate drive losses are slightly high in the proposed converter, but

they are more than compensated by clamp circuit and conduction losses.

The energy loss that occurs in a device during the ZCS transition can be calculated as follows:

$$\text{Energy loss} = 0.5C_{os}V_{ds}^2 = 0.5 \times (90 \times 10^{-12}) \times (560)^2 = 1.4112 \times 10^{-5} \text{ J [where 560 V is the level voltage that will be blocked by the MOSFETs on the current-fed side, and 90 pF is the output capacitance of the current-fed side MOSFETs at } V_{ds} = 560 \text{ V]}$$

$$\text{Power loss} = 1.4112 \times 10^{-5} \times f_{sw} = 1.4112 \text{ W.}$$

In each switching half cycle, two MOSFETs will undergo ZCS transition so that the total loss will be 2.8224 W. It will be only 0.16% of the output power (1700 W) and will have a negligible effect on the efficiency.

The proposed converter is operated with a closed-loop current control during the forward power flow. The experimental result in Fig. 20 shows the transient response of the proposed converter when the output current is controlled at 2 A, and the load resistance is changed from 200 to 100 Ω , and vice versa, and the corresponding change in power is from 400 to 800 W, and vice versa. Moreover, it is also operated with closed-loop voltage control during the forward power flow. The experimental result in Fig. 21 shows the transient response of the proposed converter when the output voltage is controlled at 400 V and the load resistance is changed from 200 to 100 Ω , and vice versa, and the corresponding change in power is from 800 to 1600 W, and vice versa. In both cases, the input voltage is maintained at 72 V. From these results, it can be observed that the proposed converter is dynamically fast to respond to load variations, and there is no voltage overshoot problem during the load transition.

The PSFB converter operated with a dissipative RCD clamp and regenerative flyback clamp is compared experimentally with the proposed converter at a switching frequency of 100 kHz and 1.7 kW power output, and the results are tabulated in Table IV.

The efficiency of the proposed bidirectional converter has been compared with the efficiencies of the PSFB bidirectional converter with flyback snubber [9] and PSFB bidirectional converter with active clamp [6] for forward and reverse power flow in Figs. 22 and 23, respectively. It may be observed that the efficiency of the proposed converter is better than the efficiency of the other PSFB converters over the entire output power range for forward power flow. This is true for reverse power flow as well for a range of 800–1700 W. If an RCD clamp is added to the standard bidirectional PSFB, then the efficiency becomes significantly less (about 8% less) compared to the proposed topology, as shown in Fig. 23. There is another point that may be observed. The efficiency of the proposed converter for forward and reverse power flow is almost the same over the entire power range. This is due to the symmetry of the integrated operation of the proposed topology without any additional clamp components—a feature that other topologies do not possess. The following conclusions can be drawn based on the analysis and the experimental results.




Fig. 20. Experimental result shows the transient response of the proposed converter during forward power flow when the output current is controlled at 2 A, and the load resistance is changed in a step from 200 to 100 Ω, and vice versa. Input voltage is fixed at 72 V.




Fig. 21. Experimental result shows the transient response of the proposed converter during forward power flow when the output voltage is controlled at 400 V, and the load resistance is changed in a step from 200 to 100 Ω, and vice versa. Input voltage is fixed at 72 V.




Fig. 22. Conversion efficiency plots of the proposed converter, full-bridge converter with RCD clamp, active clamp [6], and flyback clamp [9] during forward power flow.




Fig. 23. Conversion efficiency plots of the proposed converter, full-bridge converter with an active clamp [6], and flyback clamp [9] during reverse power flow.

TABLE IV
COMPARISON BETWEEN PSFB CONVERTER WITH CLAMP CIRCUITS AND THE PROPOSED CONVERTER AT 1.7 kW POWER OUTPUT AND 100 KHz SWITCHING FREQUENCY

	Proposed Converter		Conventional converter using active clamp [9] and RCD clamp
RMS currents through voltage-fed side MOSFETs	M1, M2	$I_{p1rms}=12.3$ A	$I_{prms}=31.1$ A
	M3, M4	$I_{p1rms}+I_{p2rms}=24.6$ A	$I_{prms}=31.1$ A
	M5, M6	$I_{p2rms}=12.3$ A	NA
Peak voltage across the current-fed side MOSFETs	560 V		(580–620 V) It depends on the clamp circuit parameters
Conduction loss in voltage-fed side MOSFETs	9.68 W		29.2 W
Conduction loss in current-fed side devices	10.4 W		5.78 W
Switching loss	18 W		2 W
Transformer losses	11.23 W		34.30 W
Clamp circuit loss	0 W		21.6 W
Peak efficiency	96%		91.34% [9] 88.52% (RCD)
Power density (W/in ³)	33.6		31.6 [9] 32.8 (RCD)

V. CONCLUSION

A modulation strategy for bidirectional power flow for the proposed SVS SPS dc-dc converter that eliminates the voltage overshoot problem is presented in this article. It can be observed from the test results that the proposed converter recorded a peak efficiency of 96%, which is at least 4% more than the conventional converter operating with a voltage clamp circuit (at the same operating conditions). The reasons for this improved efficiency are as follows.

- 1) SVS eliminates the voltage overshoot across the secondary-side devices, which in conventional PSFB converters are suppressed by a voltage clamp (active or passive). Therefore, the proposed solution improves the efficiency as there are no voltage-clamp-related losses.
- 2) SPS modulation eliminates the circulating current problem in the primary, hence reduced primary device and transformer conduction losses.
- 3) Except for two low-voltage side devices, all other devices undergo soft switching for a wide output power range.

Apart from this efficiency improvement, the other advantages of the proposed converter are as follows.

- 1) The transformer design is flexible because the effect of leakage inductance on voltage overshoot has already been nullified.
- 2) Low-rating (less expensive) devices can be used on the current-fed side of the converter as there is no voltage overshoot.

- 3) With the elimination of the voltage clamp, the converter circuit is very much simplified, hence a higher power density.
- 4) Dynamically fast to respond to the load changes when operated in the closed loop.
- 5) Very little duty cycle loss and can handle a wide variation of duty ratios.

REFERENCES

- [1] P. Xuewei and A. K. Rathore, "Novel bidirectional snubberless naturally commutated soft-switching current-fed full-bridge isolated DC/DC converter for fuel cell vehicles," *IEEE Trans. Ind. Electron.*, vol. 61, no. 5, pp. 2307–2315, May 2014.
- [2] P. He and A. Khaligh, "Comprehensive analyses and comparison of 1 kW isolated DC-DC converters for bidirectional EV charging systems," *IEEE Trans. Transp. Electrific.*, vol. 3, no. 1, pp. 147–156, Mar. 2017.
- [3] N. M. L. Tan, T. Abe, and H. Akagi, "Design and performance of a bidirectional isolated DC-DC converter for a battery energy storage system," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1237–1248, Mar. 2012.
- [4] H. Wu, P. Xu, H. Hu, Z. Zhou, and Y. Xing, "Multiport converters based on integration of full-bridge and bidirectional DC-DC topologies for renewable generation systems," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 856–869, Feb. 2014.
- [5] K. Wang, C. Y. Lin, L. Zhu, D. Qu, F. C. Lee, and J. S. Lai, "Bi-directional DC to DC converters for fuel cell systems," in *Proc. Power Electron. Transp.*, 1998, pp. 47–51.
- [6] H. Chiu and L. Lin, "A bidirectional DC-DC converter for fuel cell electric vehicle driving system," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 950–958, Jul. 2006.
- [7] L. Zhu, "A novel soft-commutating isolated boost full-bridge ZVS-PWM DC-DC converter for bidirectional high power applications," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 422–429, Mar. 2006.
- [8] H. Bai and C. Mi, "Eliminate reactive power and increase system efficiency of isolated bidirectional dual-active-bridge DC-DC converters using novel dual-phase-shift control," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2905–2914, Nov. 2008.
- [9] T.-F. Wu, Y.-C. Chen, J.-G. Yang, and C.-L. Kuo, "Isolated bidirectional full-bridge DC-DC converter with a flyback snubber," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1915–1922, Jul. 2010.
- [10] T.-F. Wu, J.-G. Yang, C.-L. Kuo, and Y.-C. Wu, "Soft-switching bidirectional isolated full-bridge converter with active and passive snubbers," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1368–1376, Mar. 2014.
- [11] J.-G. Cho, C.-Y. Jeong, and F. C. Y. Lee, "Zero-voltage and zero-current-switching full-bridge PWM converter using secondary active clamp," *IEEE Trans. Power Electron.*, vol. 13, no. 4, pp. 601–607, Jul. 1998.
- [12] T. Mishima, K. Akamatsu, and M. Nakaoka, "A high frequency-link secondary-side phase-shifted full-range soft-switching PWM DC-DC converter with ZCS active rectifier for EV battery chargers," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5758–5773, Dec. 2013.
- [13] S. Bal, D. B. Yelaverthi, A. K. Rathore, and D. Srinivasan, "Improved modulation strategy using dual phase shift modulation for active commutated current-fed dual active bridge," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7359–7375, Sep. 2018.
- [14] S. Norrga, "Experimental study of a soft-switched isolated bidirectional AC-DC converter without auxiliary circuit," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1580–1587, Nov. 2006.
- [15] N. Kummari, S. Chakraborty, and S. Chattopadhyay, "An isolated high-frequency link microinverter operated with secondary-side modulation for efficiency improvement," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2187–2200, Mar. 2018.
- [16] N. Kummari and S. Chattopadhyay, "Three-legged high-gain phase-modulated DC-AC converter for mitigation of device capacitance induced overshoot voltage," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1306–1321, Feb. 2020.
- [17] P. Nayak, S. K. Pramanick, and K. Rajashekara, "A soft-switched PWM technique for a single stage isolated DC-AC converter with synchronous rectification," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 6733–6738, doi: [10.1109/ECCE.2018.8557670](https://doi.org/10.1109/ECCE.2018.8557670).
- [18] G. Chen, Y.-S. Lee, S. Y. R. Hui, D. Xu, and Y. Wang, "Actively clamped bidirectional flyback converter," *IEEE Trans. Ind. Electron.*, vol. 47, no. 4, pp. 770–779, Aug. 2000.

- [19] X. Ruan, *Soft-Switching PWM Full-Bridge Converters: Topologies Control and Design*. Hoboken, NJ, USA: Wiley, 2014.
- [20] C.-Y. Lim, Y. Jeong, M.-S. Lee, K.-H. Yi, and G.-W. Moon, "Half-bridge integrated phase-shifted full-bridge converter with high efficiency using center-tapped clamp circuit for battery charging systems in electric vehicles," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4934–4945, May 2020.
- [21] S.-Y. Lin and C.-L. Chen, "Analysis and design for RCD clamped snubber used in output rectifier of phase-shift full-bridge ZVS converters," *IEEE Trans. Ind. Electron.*, vol. 45, no. 2, pp. 358–359, Apr. 1998.
- [22] D.-D. Tran, H.-N. Vu, S. Yu, and W. Choi, "A novel soft-switching full-bridge converter with a combination of a secondary switch and a nondissipative snubber," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1440–1452, Feb. 2018.
- [23] J. Dudrik, M. Pástor, M. Lacko, and R. Žatkovič, "Zero-voltage and zero-current switching PWM DC–DC converter using controlled secondary rectifier with one active switch and nondissipative turn-off snubber," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 6012–6023, Jul. 2018.
- [24] A. Chub, D. Vinnikov, R. Kosenko, E. Liivik, and I. Galkin, "Bidirectional DC–DC converter for modular residential battery energy storage systems," *IEEE Trans. Ind. Electron.*, vol. 67, no. 3, pp. 1944–1955, Mar. 2020.
- [25] K.-B. Park, C.-E. Kim, G.-W. Moon, and M.-J. Youn, "Voltage oscillation reduction technique for phase-shift full-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2779–2790, Oct. 2007.
- [26] M. Wang, Q. Huang, S. Guo, X. Yu, W. Yu, and A. Q. Huang, "Soft-switched modulation techniques for an isolated bidirectional DC–AC," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 137–150, Jan. 2018.
- [27] J. Chen, C. Liu, H. Liu, and G. Li, "Zero-voltage switching full-bridge converter with reduced filter requirement and wide ZVS range for variable output application," *IEEE Trans. Ind. Electron.*, vol. 69, no. 7, pp. 6805–6816, Jul. 2022.
- [28] J.-T. Kim and S.-M. Park, "Simple and seamless PWM scheme of isolated bidirectional AC–DC converter for reducing voltage spike," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9443–9454, Aug. 2022.
- [29] H. Liu, Y. Wang, P. Wheeler, X. Zhou, and K. Zhu, "A voltage spike suppression strategy based on De-Re-coupling idea for the three-phase high-frequency isolated matrix-type inverter," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9024–9034, Aug. 2022.
- [30] M. Wang, S. Guo, Q. Huang, W. Yu, and A. Q. Huang, "An isolated bidirectional single-stage DC–AC converter using wide-band-gap devices with a novel carrier-based unipolar modulation technique under synchronous rectification," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 1832–1843, Mar. 2017.
- [31] G. Chen, Y. Zhou, Z. Ding, J. Zeng, and L. Huang, "A three-leg-based full-bridge converter with wide input voltage range," *IEEE Trans. Ind. Electron.*, vol. 69, no. 6, pp. 5690–5699, Jun. 2022.
- [32] G. Ning, W. Chen, L. Shu, and X. Qu, "A hybrid ZVZCS dual-transformer-based full-bridge converter operating in DCM for MVDC grids," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5162–5170, Jul. 2017.
- [33] Y.-D. Kim, I.-O. Lee, I.-H. Cho, and G.-W. Moon, "Hybrid dual full-bridge DC–DC converter with reduced circulating current, output filter, and conduction loss of rectifier stage for RF power generator application," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1069–1081, Mar. 2014.
- [34] Wolfspeed, Inc., "Silicon carbide power MOSFET C2M TM MOSFET technology," C2M0080120D datasheet, Sep. 2019.
- [35] W. A. Tabisz and F. C. Y. Lee, "Zero-voltage-switching multiresonant technique—a novel approach to improve performance of high-frequency quasi-resonant converters," *IEEE Trans. Power Electron.*, vol. 4, no. 4, pp. 450–458, Oct. 1989.



Ravichandra Maddipudi received the B.Tech. degree in electrical engineering from the Godavari Institute of Technology, Rajahmundry, India, in 2013, and the M.Tech. degree in power electronics and drives from the National Institute of Technology, Warangal, India, in 2017. He is currently working toward the Ph.D. degree in power electronics and drives with the Department of Electrical Engineering, IIT Kharagpur, Kharagpur, India.

His research interests include high-frequency power converters and battery storage applications.



Nareshkumar Kummari received the B.Tech. degree from Raghu Engineering College, Vishakhapatnam, India, in 2009, and the M.Tech. degree from the Motilal Nehru National Institute of Technology, Allahabad, India, in 2012, both in electrical engineering. He is currently working toward the Ph.D. degree with the Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India.

His research interests include PV inverters, phase-shifted full-bridge converters, and high-frequency magnetics design.



Souvik Chattopadhyay (Member, IEEE) received the B.E. degree from Bengal Engineering College, Howrah, India, in 1988 and the M.Sc. and Ph.D. degrees from the Indian Institute of Science, Bangalore, India, in 1990 and 2002, respectively, all in electrical engineering.

From 1991 to 1995, he was with Crompton Greaves, Ltd., Bombay, India; and from 1996 to 1998, he was with Cegelec India, Ltd., Noida, India. From 2002 to 2003, he was an Assistant Professor with the Department of Electronics Engineering, Jalpaiguri Government Engineering College, Jalpaiguri, India. From 2003 to 2004, he was an Assistant Professor with the Department of Electrical Engineering, IIT Madras, Chennai, India. He is currently an Assistant Professor with the Department of Electrical Engineering, IIT Kharagpur, Kharagpur, India. His research interests include designing, analyzing, controlling, and modeling power converters.