

Understanding Inherent Implication of Thermal Resistance in Double-Side Cooling Module

Lubin Han, *Student Member, IEEE*, Lin Liang , *Senior Member, IEEE*, Ziyang Zhang, *Student Member, IEEE*, and Yong Kang, *Senior Member, IEEE*

Abstract—The double-side cooling (DSC) packaging becomes more and more popular with the great demands of high power and fast speed, especially for silicon carbide metal oxide semiconductor field effect transistors. Measurements and modeling of thermal resistance are critical for thermal management of DSC module. However, the thermal resistance of DSC module is still unclear due to the asymmetric dual thermal paths. In this article, a clear understanding of thermal resistance of DSC module measured by transient dual-interface method (TDIM) is explained. The thermal impedance of DSC module is analyzed through time- and frequency-domain response of the DSC thermal model. The cooling conditions in TDIM have no influence on the measured thermal resistance of DSC module. The measured thermal resistance from junction to top case (or bottom case) is half of the actual value. The important conclusions are verified by transient simulations and experiments. Based on the results, a new definition of thermal resistance of DSC module is proposed for exact evaluation of thermal resistance and reliability.

Index Terms—Double-side cooling (DSC) module, thermal resistance measurement, transient dual-interface method (TDIM).

I. INTRODUCTION

THE high performance and high reliability of power semiconductor devices have become the most momentous requirements in the emerging fields [1], [2], [3], [4], such as electric vehicle, transmission, renewable energy, etc. In this context, the double-side cooling (DSC) module with various advantages greatly improves the power density of power converters [5], [6], [7]. First, the planar power packaging and large bonding area could achieve a minimum parasitic inductance and parasitic resistance. Second, the dual cooling paths increase the current handling capability and switching frequency, thus reducing the cost of cooling and filter. Finally, the improved thermal performance reduces the temperature swings and thermal stress. In addition, the wire-bondless configuration removes the one of




Fig. 1. Structure of the SiC DSC module.

the major failure modes [8], [9], [10]. The typical DSC modules based on silicon (Si) devices, such as press-pack module and double-side-soldered module, have been commercialized [11], [12], [13]. Even though the silicon carbide (SiC)-based DSC modules are less mature, the advantages of DSC packaging are extremely suitable for SiC devices, such as SiC metal oxide semiconductor field effect transistors (MOSFETs) and SiC IGBTs. Compared with Si devices, the SiC devices could achieve faster switching speed, which requires the lower parasitic inductance to reduce the electromagnetic interference. In addition, the DSC packaging makes SiC devices with high operation temperature become possible. The DSC module with high reliability reduce the system and maintenance costs in advanced SiC-based applications, such as electric vehicle, photovoltaic, drives, etc. Therefore, the advantages of DSC packaging make it become the first choice to improve the utilization and reliability of SiC devices [14], [15], [16].

Different from other packaging structures, the DSC structure achieves the lowest thermal resistance (R_{th}) through the dual paths of power flow. The power losses flowing through top and bottom sides of module are not symmetrical, due to the presence of the spacer [17], [18]. The additional spacer between die and substrate increases the R_{th} of that side, as shown in Fig. 1. The inconsistent R_{th} of two sides becomes a great challenge for R_{th} measurement and thermal modeling of DSC module, due to the absence of the case temperature (T_c). Therefore, the thermal resistance from junction to fluid (R_{th-jf}) is used to reflect the R_{th} of DSC [13]. In most researches, the virtual R_{th} between junction and case is calculated by the paralleling the R_{th} of top and bottom sides, as given in (1). It worth noting that, the formula (1) could represent the real R_{th} of DSC module only when the case temperature of top is equal to that of bottom. The paralleling calculation could still reflect the overall R_{th} of the

Manuscript received 18 July 2022; revised 28 August 2022; accepted 6 September 2022. Date of publication 12 September 2022; date of current version 18 November 2022. Recommended for publication by Associate Editor S. K. Mazumder. (Corresponding author: Lin Liang.)

The authors are with the State Key Laboratory of Advanced Electromagnetic Engineering and Technology, Power Electronics and Energy Management Key Laboratory, Ministry of Education of China, School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan 430074, China (e-mail: d201780378@hust.edu.cn; lianglin@hust.edu.cn; ziyang@hust.edu.cn; ykang@hust.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2022.3205598>.

Digital Object Identifier 10.1109/TPEL.2022.3205598




Fig. 2. Three test conditions for measuring the thermal resistance of DSC module [13], [20], [22]. “DBC” is direct bonding copper. (a) DSC by TDIM. (b) SSC by TDIM. (c) Direct thermocouple.

DSC module [19].

$$R_{th-jc} = \frac{R_{th-jc-top} \times R_{th-jc-btm}}{R_{th-jc-top} + R_{th-jc-btm}} \quad (1)$$

where R_{th-jc} is the equivalent thermal resistance of DSC module and $R_{th-jc-top}$ and $R_{th-jc-btm}$ are the thermal resistances from junction to top and bottom sides of DSC module, respectively.

Although there is no standard measurement method for R_{th} of the DSC module so far, several measurement methods are proposed under various test conditions. These methods are mainly based on the measurement standard of single-side cooling (SSC) modules. There are three typical methods for measuring R_{th-jc} , as shown in Fig. 2. In the DSC mode in Fig. 2(a), the transient dual-interface method (TDIM) is used [13]. During the test, the thermal impedance (Z_{th}) of DSC module with and without a thermal interface material (TIM) between module and heatsink is measured. The separation point of the two curves is regarded as the equivalent R_{th-jc} of DSC in the DSC condition in Fig. 2(a). In the SSC mode in Fig. 2(b), $R_{th-jc-top}$ and $R_{th-jc-btm}$ are measured, respectively. Then, the R_{th-jc} of DSC module could be derived by (1). To achieve a separate measurement, a thermal insulator is inserted between module and heatsink of one side when the other side of R_{th} is measured [20], [21]. By this scheme, the $R_{th-jc-top}$ and $R_{th-jc-btm}$ measured by TDIM or thermocouple method are regarded as the R_{th} of each side of the DSC module. In the direct thermocouple method in Fig. 2(c), a method for simultaneously measuring $R_{th-jc-top}$ and $R_{th-jc-btm}$ is proposed, by inserting several thermocouples at cases and heatsinks [22]. Formula (1) is used to derive the R_{th-jc} as well.

Although abovementioned methods claim that the measured R_{th} is the exact R_{th-jc} , the measurement results are various, such

as the results measured by TDIM and thermocouple method in the SSC condition of Fig. 2(b) [20]. In addition, the influence of these test conditions on the test results is uncertain. The R_{th} measurement mechanism of DSC module is necessary for determining the thermal characteristics. Therefore, the inherent implication of thermal resistance of DSC module is analyzed in this article.

The rest of this article is organized as follows. The mechanism of R_{th} measurement of DSC module is analyzed in Section II. The theory results are verified by simulation in Section III. The test conditions and structures of DSC module are changed to find the mechanism. The thermal resistance tests under various external cooling conditions are performed to verify the findings in Section IV. Finally, Section V concludes this article.

II. MECHANISM OF R_{TH} MEASUREMENT

The TDIM and thermocouple method are typical solutions for measuring the $R_{th-jc-top}$ and $R_{th-jc-btm}$. As mentioned in [23], the thermocouple method is often not sufficiently reproducible. First, the temperature measured by thermocouple is determined by contact location. The measured temperature becomes uncertain because of the temperature distribution with a gradient on the module surface. Second, the sensing point of thermocouple is often not sufficient thermal insulated against the heatsink. The thermocouple may be cooled from the wire and heatsink, thus reducing the case temperature. Third, the clamping pressure applied to press the module against the heatsink varies during test, which may change the contact between thermocouple and case, thus changing the sensing temperature. Finally, there is no electrical insulation between thermocouple and heatsink. The potential of heatsink may disturb the output signal of the thermocouple. The TDIM is preferred in determining R_{th} of the power modules [24], [25], [26]. During the test, the Z_{th} curves of power module with and without TIM, called wet and dry curves, are measured, respectively [23]. The two Z_{th} curves are translated into structure function curves. Then, the separation point of two structure function curves is defined as R_{th-jc} . The essence of the TDIM is calculating time-constant spectrum of the Foster model by deconvolution of Z_{th} curve, and transforming Foster model to Cauer model.

The thermal response of the power module could be described by the Foster model and Cauer model. Since the Cauer model represents the physical regions of the module structure, the Cauer model of DSC module with two parallel RC networks are used, as shown in Fig. 3(a). The $R_{th-jc-top}$ and $R_{th-jc-btm}$ comprise of n -stage RC ladder network. The top case temperature (T_{c-top}) and bottom case temperature (T_{c-btm}) locate at the end of n th RC network. The time response curves of the Cauer network of DSC module under different cooling conditions are shown in Fig. 3(b). The top and bottom RC networks are paralleled when the condition of DSC is applied. If only one side of the module is cooled, i.e., top-side cooling or bottom-side cooling, the thermal resistance from top case (or bottom case) to fluid




Fig. 3. Transient thermal response of DSC module. (a) Cauer network. (b) Simulation results of power loss distribution under double side cooling and Z_{th} curves under different cooling conditions.

($R_{th-cf-top}$ or $R_{th-cf-btm}$) will become a high value. Therefore, the overall R_{th-jf} becomes larger.

Although the steady-state Z_{th} varies, the initial Z_{th} keep unchanged, as shown in Fig. 3(b). The frequency-domain expression of Cauer network in (2) could explain the mechanism. If the material of one layer is changed, the corresponding $R_{th-jc-topn}$ or $R_{th-jc-btmn}$ changes as well. The variation of $R_{th-jc-topn}$ or $R_{th-jc-btmn}$ influences the Z_{th} at lower complex frequency $s = j\omega$ (longer t), but hardly influences the Z_{th} at higher s (shorter t), according to (2). According to the initial value theorem, when s goes toward infinity, i.e., t goes toward zero, the Z_{th} is almost zero. It indicates that the initial Z_{th} of top and bottom sides is the same, so is the initial power flow. The influence of front RC networks on initial Z_{th} is greater than that of rear RC networks. In other words, the front RC networks change the early Z_{th} curve, while rear RC networks change the late Z_{th} curve. It is the base of separating the Z_{th} curves at the material-changed location.

Different from the SSC module, when the Z_{th} of one side is changed, the power losses flowing in this side and the other side are changed simultaneously. However, the Z_{th} of top and bottom sides are almost the same during the initial phase of Z_{th} , due to the same power loss of two sides, as shown in Fig. 3(b). In addition, the rear Z_{th} hardly changes the initial Z_{th} as aforementioned. Therefore, there is an equivalent separate point when Z_{th} of one side is changed, as shown in Fig. 3(b). It could be concluded that no matter how the materials far away from top case or bottom case are changed, the $R_{th-jc-top}$ or $R_{th-jc-btm}$ remains the same.

When thermal resistance measurement of the DSC module is performed by TDIM, the single thermal network in Fig. 4(b)




Fig. 4. Thermal model of the DSC module. (a) Single-path Foster network. (b) Single-path Cauer network. (c) Steady-state R_{th} distribution with dual paths.

is derived from dual-thermal network in Fig. 3(a) through the Foster thermal network in Fig. 4(a). The Foster model has no physical reality due to node-to-node thermal capacitance (C_{th}). This single Cauer thermal network could be regarded as the equivalent thermal circuit of the dual thermal paths network, but has no practical reality as well. According to the abovementioned theoretical analysis, the thermal capacitances dominate the Z_{th} during the initial phase. In addition, the top and bottom sides thermal capacitances close to junction have the same value, forming the same transient power flows of top and bottom sides during initial phase of Z_{th} . The rear RC network has no influence on initial Z_{th} as mentioned. The front R'_{th} of the Cauer network in Fig. 4(b) could be split into two paralleled $2 \cdot R'_{th}$, as shown in Fig. 4(c). The thermal capacitances provide the short circuit between top and bottom nodes during the transient process. Therefore, the relationship between real $R_{th-jc-top}$ (or $R_{th-jc-btm}$) and measured $R'_{th-jc-top}$ (or $R'_{th-jc-btm}$) is (3). It could be concluded that the $R_{th-jc-top}$ or $R_{th-jc-btm}$ is twice the measured $R'_{th-jc-top}$ or $R'_{th-jc-btm}$ by TDIM, respectively, (2) shown at the bottom of the next page:

$$\begin{cases} R_{th-jc-top} = 2 \cdot R'_{th-jc-top} \\ R_{th-jc-btm} = 2 \cdot R'_{th-jc-btm} \end{cases} \quad (3)$$

where $R_{th-jc-top}$ and $R_{th-jc-btm}$ are the real R_{th} of top and bottom sides, respectively, and $R'_{th-jc-top}$ and $R'_{th-jc-btm}$ are the measured R_{th} of top and bottom sides, respectively.

III. VERIFICATION BY TRANSIENT SIMULATIONS

To further study the influence of cooling conditions and packaging structures on R_{th} of the DSC module, the electrothermal coupling transient model based on the finite element (FE) method is built. The structure and boundary conditions are shown in Fig. 5. The material properties in the electrical and thermal models are given in Table I. In the Ansys solver of electrical model, the solid current excitation with 100 A flows through the SiC DSC module, as shown in Fig. 5. The induced "ohmic loss" is delivered into the transient thermal model. To




Fig. 5. Boundary conditions of FE simulation of DSC module under different cooling conditions. (a) DSC. (b) Bottom-side cooling. (c) Top-side cooling.

TABLE I
Electrical and Thermal Parameters of DSC Materials

Material	Electrical conductivity (S/m)	Thermal conductivity (W/m·K)	Specific heat (J/kg/K)
Al ₂ O ₃	0	35	850
Al	3.8×10 ⁷	238	951
Cu	5.8×10 ⁷	400	385
SiC	277	370	800
Sinter layer	7×10 ⁷	240	234
Wet TIM	0	6.5	2800
Dry TIM	0	0.65	1000

model the “wet” and “dry” conditions, the thermal conductivity of TIM layers between the DSC module and heatsinks is changed. Specifically, the thermal conductivity of wet and dry TIMs is given in Table I. The total simulation time is 100 s. The “heat generation” of conductive materials is imported from the electrical model. And, the convection coefficient with 0.02 W/mm²·K is applied on top and bottom heatsinks. Since the junction temperature is highest in the whole module, the maximum temperature on the chip is extracted to analyze the Z_{th} of the SiC DSC model. The simulation results of Z_{th} curves are translated into structure function curves to determine the R_{th} of DSC module. The cooling conditions and packaging structures are changed to analyze their influences on the R_{th} values.

A. Influences of Cooling Conditions on Measured R'_{th-jc}

As mentioned above, various test conditions are performed in the R_{th-jc} measurement. Therefore, DSC, bottom-side cooling,

TABLE II
Definition and Simulation Results of R_{th-jc}

R_{th-jc}	Z_{th} curve	Cooling condition	Top TIM	Bottom TIM	Value (K/W)
R_{th-jc1}	Wet curve	Double cooling	Wet	Wet	0.327
	Dry curve	Double cooling	Dry	Dry	
R_{th-jc2}	Wet curve	Double cooling	Wet	Wet	0.313
	Dry curve	Double cooling	Wet	Dry	
R_{th-jc3}	Wet curve	Bottom cooling	/	Wet	0.297
	Dry curve	Bottom cooling	/	Dry	
R_{th-jc4}	Wet curve	Double cooling	Wet	Wet	0.390
	Dry curve	Double cooling	Dry	Wet	
R_{th-jc5}	Wet curve	Top cooling	Wet	/	0.379
	Dry curve	Top cooling	Dry	/	

and top-side cooling are modeled in the simulations, as shown in Fig. 5. The boundary condition of perfectly insulated is applied to achieve the thermal insulation. In each cooling conditions, the TIMs of top and bottom sides are changed to separate the structure function curves. Therefore, five types of R_{th-jc} could be measured. The definitions of these R_{th-jc} are given in Table II. The five conditions could explain the influences of cases in Fig. 2 on R_{th-jc} . The R_{th-jc1} , R_{th-jc2} , and R_{th-jc4} represent the DSC condition in Fig. 2(a), while the R_{th-jc3} and R_{th-jc5} represent the SSC condition in Fig. 2(b).

By changing the cooling conditions and TIMs, the Z_{th} curves are calculated from the maximum temperature variations of the chips, as shown in Fig. 6. The legend denotes the cooling conditions and TIMs of top and bottom sides. The Z_{th} curves are translated into structure function curves, as shown in Fig. 7. According to [23], the separation point of wet and dry structure function curves is the “case” location. The cumulative $\sum R_{thi}$ on x -axis is the corresponding R_{th-jc} . To find the exact separation point, the differences between wet and dry structure function curves ($\Delta \sum C_{thi}$) are calculated, as shown in Fig. 8. The R_{th-jc} is defined as the point where $\Delta \sum C_{thi}$ clearly start to rise.

The point starting to rise is determined by the same baseline of $\Delta \sum C_{thi}$ differential. The calculation results are given in Table II. There are two distinct R_{th-jc} values, which are marked out in Fig. 8. The smaller R_{th-jc} is derived from $R_{th-jc1} \sim R_{th-jc3}$, while the larger one is derived from $R_{th-jc4} \sim R_{th-jc5}$. The deviations among $R_{th-jc1} \sim R_{th-jc3}$ or $R_{th-jc4} \sim R_{th-jc5}$ result from the different slope of $\Delta \sum C_{thi}$, as shown in Fig. 8. In addition, the smaller R_{th-jc} is the $R'_{th-jc-btm}$ and the larger R_{th-jc} is the $R'_{th-jc-top}$, according to the structure of DSC module in Fig. 1. It is means that the external cooling conditions of DSC module have no influence on $R'_{th-jc-btm}$ and $R'_{th-jc-top}$, which verifies the theory.

B. Influences of Packaging Structures on Measured R'_{th-jc}

According to the theoretical analysis, the $R_{th-jc-top}$ and $R_{th-jc-btm}$ determine the overall R_{th-jc} distribution of the DSC

$$Z_{th}(s) = \frac{1}{sC_{th-top1} + \frac{1}{R_{th-top1} + \frac{1}{sC_{th-top2} + \frac{1}{R_{th-top2} + \dots}}} + sC_{th-btm1} + \frac{1}{R_{th-btm1} + \frac{1}{sC_{th-btm2} + \frac{1}{R_{th-btm2} + \dots}}} \quad (2)$$




Fig. 6. Simulation results of Z_{th} under different cooling conditions and TIMs. (a) R_{th-jc1} determined by DSC with both top and bottom TIMs changed. (b) R_{th-jc2} determined by DSC with bottom TIM changed. (c) R_{th-jc3} determined by bottom-side cooling with bottom TIM changed. (d) R_{th-jc4} determined by DSC with top TIM changed. (e) R_{th-jc5} determined by top-side cooling with top TIM changed.




Fig. 7. Structure function curves calculated from simulated Z_{th} under different cooling conditions and TIMs. (a) DSC with both top and bottom TIMs changed. (b) DSC with bottom TIM changed. (c) Bottom-side cooling with bottom TIM changed. (d) DSC with top TIM changed. (e) Top-side cooling with top TIM changed.

module. Therefore, the structure of DSC module is changed in the simulations. Specifically, the layers from top heatsink to solder on the top side of chip are removed one by one until all eight layers are removed, as shown in Fig. 1. There are eight new structures. In each structure, bottom TIM is changed with

TIM wet and TIM dry to study the influence on $R_{th-jc-btm}$. The calculated $R_{th-jc-btm}$ is labeled as $R_{th-jc-btm1} \sim R_{th-jc-btm8}$.

As the number of removed layers increases, the Z_{th} increases gradually, as shown in Fig. 9. This variation verifies the theory that the front RC network changes the Z_{th} curve early. Since the




Fig. 8. Difference of wet and dry structure function curves under different cooling conditions in the simulations.

structure function describes the R_{th} distribution from junction to ambient, the top-side structure changes the shapes of Z_{th} curves and structure function, as shown in Fig. 10. Especially, the R_{th} near to junction changes greatly when the spacer in Fig. 1 is removed. The $R_{th-jc-btm}$ under eight structures is determined by calculating the $\Delta \Sigma C_{thi}$, which is marked out in Figs. 9–11. When the top-three layers: 1) heatsink; 2) TIM; and 3) copper, are removed, the $R_{th-jc-btm1} \sim R_{th-jc-btm3}$ are almost the same. The $R_{th-jc-btm}$ begins to increase when the number of removed layers is greater than 3, as shown in Fig. 11. It means that the $R_{th-jc-btm}$ is equivalent to the R_{th} from junction to somewhere of top ceramic. The $R_{th-jc-btm8}$ represents the R_{th-jc} of SSC module with no layer on the top side. The values of $R_{th-jc-btm1}$ and $R_{th-jc-btm8}$ are 0.253 and 0.514 K/W, respectively. The $R_{th-jc-btm8}$ is approximately twice as high as $R_{th-jc-btm1}$. It could be concluded that the measured R'_{th-jc} is just half of real R_{th-jc} , as explained in (3).

IV. VERIFICATION BY EXPERIMENTS

The device under test (DUT) is a customized SiC DSC module with half-bridge topology, as shown in Fig. 12. Three 1200V/98A SiC MOSFET chips are paralleled in high- and low-side bridge arm. The vertical structure is shown in Fig. 1. The detailed fabrication process and performance of the DUT have been revealed in [27]. In the test, only device of lower arm is evaluated to eliminate the influence of thermal coupling between high- and low-side devices.

Since the customized DSC module cannot be implemented in commercial R_{th} tester, the experimental platform is designed for R_{th} measurement, as shown in Figs. 13 and 14. The DUT is heated up to steady state by the current I_h . The value of I_h is adjusted to control the maximum junction temperature (T_{jmax}). The DUT is cooled by the water cooling system during the test. Since the auxiliary switch is used to control the current flow and protect the DUT, the rating current of the auxiliary

switch should be much greater than that of the DUT to reduce the cooling requirement. The electric fan for cooling auxiliary switch is sufficient. Once the DUT achieves the steady state, the T_j measurement starts immediately. The gate signals and parameters sampled for Z_{th} calculation are controlled by microcontroller unit (MCU), DSP TMS320F28335. The detailed time sequence of MCU is shown in Fig. 14(b).

- 1) $t_1 \sim t_2$: *Protection Delay*: During the turn-ON process, the turn-ON of DUT is 100 μs earlier than that of auxiliary switch to prevent DUT from high current stress.
- 2) $t_2 \sim t_3$: *Heating Time*: The I_h flows through DUT until the electrical and thermal parameters achieve steady state, and 100 s is selected in the test. The voltage drop of DUT (V_{DS}) and I_h are sampled to calculate the power loss.
- 3) $t_3 \sim t_4$: *Protection Delay*: During the turn-OFF process, the turn-OFF of DUT is 100 μs later than that of auxiliary switch to prevent DUT from high current stress.
- 4) $t_4 \sim t_5$: *Cooling Time*: The I_h is removed. The DUT is cooled by the water cooling system. The temperature-sensitive electrical parameter (TSEP) method is used to capture the T_j variation.

Since the voltage drop of body diode of DUT under small current and $V_{GS} = -5$ V (V_{SD}) hardly degrades during the operation [28], [29], V_{SD} is used as TSEP. The sense current I_m with 15 mA is injected into body diode to generate the V_{SD} . The DUT is placed in heating chamber to calibrate the relationship between V_{SD} and T_j , which is shown in Fig. 15. The relationships of upper and lower devices between temperature and V_{SD} are almost the same and linear. There is recombination time with about 300 μs during transition from ON to OFF states. Therefore, the square root of time method is used to extrapolate the T_j during the recombination time [30], [31]. Considering the capacity and economy, the insulated gate bipolar transistor (IGBT) with 1200V/900A from Infineon is used as auxiliary switch.

In the test, the test conditions are changed, as given in Table II. To achieve thermal insulation, the nanoaerogel with thermal conductivity of 0.018 W/m·K and thickness of 10 mm is used. The “wet curve” is achieved by applying thermal grease with thermal conductivity of 6.2 W/m·K between module and heatsink. The air gap between module and heatsink is used as “TIM dry”. The R_{th-jc} is measured five times under each test conditions, to avoid the measurement errors.

Based on the measured results, the Z_{th} curves, structure function curves, and $\Delta \Sigma C_{thi}$ are calculated under different test conditions, as shown in Figs. 16–18. Compared with simulation results in Figs. 6–8, the steady-state R_{th-jf} of practical module is lower due to the simulation simplification of fluid in water heatsink. However, the R_{th} distribution within module is similar with that of simulation results. Similar with simulation results, there are two distincts R_{th-jc} that are marked out in Fig. 18. The test results verify the theory results and simulation results exactly. The external cooling conditions change the R_{th} far away from case, but have no influence on R_{th-jc} . The R_{th-jc} deviations between test and simulation mainly result from the difference between ideal simulation parameters and immature packaging process.




Fig. 9. Simulation results of Z_{th} under different top layer structures with bottom TIM changed. (a) One top layer removed. (b) Two top layers removed. (c) Three top layers removed. (d) Four top layers removed. (e) Five top layers removed. (f) Six top layers removed. (g) Seven top layers removed. (h) Eight top layers removed.




Fig. 10. Structure function curves calculated from simulated Z_{th} under different top layer structures with bottom TIM changed. (a) One top layer removed. (b) Two top layers removed. (c) Three top layers removed. (d) Four top layers removed. (e) Five top layers removed. (f) Six top layers removed. (g) Seven top layers removed. (h) Eight top layers removed.

From the abovementioned analysis, the R_{th-jc} of DSC module could be explained by Fig. 19.

- 1) When the $R_{th-jc-btm}$ is smaller than $R_{th-jc-top}$, the equivalent thermal circuit is Fig. 19(a). For $R_{th-jc-btm}$, the changes of R_{th} from bottom case to fluid due to test conditions or structures cannot influence the value of $R_{th-jc-btm}$. For $R_{th-jc-top}$, the changes of R_{th} from top case to fluid cannot influence the value of $R_{th-jc-top}$. The “Btm case”

- and “Top case” are the equivalent locations of cases. The “Btm case” is closer to the junction than the “Top case”, due to $R_{th-jc-btm} < R_{th-jc-top}$.
- 2) The measured $R'_{th-jc-btm}$ or $R'_{th-jc-top}$ is half of real $R_{th-jc-btm}$ or $R_{th-jc-top}$, due to the paralleled R_{th} .
- 3) When the $R_{th-jc-top}$ is smaller than $R_{th-jc-btm}$ (top layers are removed), the equivalent thermal circuit becomes Fig. 13(b). The “Top case” becomes the closest to the




Fig. 11. Difference of wet and dry structure function curves under different top structures in the simulations.




Fig. 14. Working principle of R_{th} measurement. (a) Equivalent circuit. (b) Time sequence of gate signals and T_j .




Fig. 12. SiC DSC module. (a) Top view. (b) Equivalent circuit.




Fig. 15. Relationships of DUT between temperature and V_{SD} .




Fig. 13. Platform of R_{th} measurement.

junction instead of “Btm case”. When all top layers are removed, $R_{th-jc-top}$ is zero. And, the $R_{th-jc-btm}$ becomes the R_{th-jc} of SSC module.

- 4) The R_{th-jc} near to junction ($R_{th-jc-N}$) and R_{th-jc} far away from junction ($R_{th-jc-F}$) could be used as the definition of DSC module. The value of $R_{th-jc-N}$ is half of the smaller R_{th-jc} , while the value of $R_{th-jc-F}$ is the half of the difference between $R_{th-jc-top}$ and $R_{th-jc-btm}$. The new definition is critical in reliability evaluation. When the measured $R'_{th-jc-btm}$ increases during the aging test, it may be not necessarily the degradation of bottom materials. The R_{th} of top layer near to junction contributes to measured $R'_{th-jc-btm}$ as well, as shown in Fig. 10.




Fig. 16. Experimental results of Z_{th} under different cooling conditions and TIMs. (a) DSC with both top and bottom TIMs changed. (b) DSC with bottom TIM changed. (c) Bottom-side cooling with bottom TIM changed. (d) DSC with top TIM changed. (e) Top-side cooling with top TIM changed.




Fig. 17. Structure function curves calculated from measured Z_{th} under different cooling conditions and TIMs. (a) DSC with both top and bottom TIMs changed. (b) DSC with bottom TIM changed. (c) Bottom-side cooling with bottom TIM changed. (d) DSC with top TIM changed. (e) Top-side cooling with top TIM changed.




Fig. 18. Difference of wet and dry structure function curves under different cooling conditions in the experiments.




Fig. 19. Equivalent thermal circuit under different conditions. (a) $R_{th-jc-btm} < R_{th-jc-top}$. (b) $R_{th-jc-btm} > R_{th-jc-top}$.

V. CONCLUSION

The asymmetric dual thermal paths of DSC module bring great uncertainty and challenge for thermal resistance evaluation. Through theoretical analysis and verification of simulations and experiments, the measurement mechanism of thermal resistance of DSC module through TDIM was analyzed comprehensively. The new discoveries and new definition about thermal resistance of DSC module are quite different from existing cognition.

The thermal insulator cannot block the power flow during the transient process due to the existence of thermal capacitance. It only affects the power loss and thermal impedance under steady state. Therefore, the external cooling conditions have no influence on thermal resistance from junction to bottom case and thermal resistance from junction to top case.

During the transient process of thermal impedance, the thermal capacitances dominate the thermal impedance. In addition, the top- and bottom-side thermal capacitances close to junction have the same value, forming the same transient power flows of top and bottom sides. Only single equivalent thermal path could be derived when TDIM is used. Therefore, the thermal resistances of top and bottom sides are paralleled from junction

to case. In this case, the measured thermal resistance from junction to case is the half of the real value.

Since the measured thermal resistance includes the thermal resistance of top and bottom sides, the overall thermal resistance of DSC module could be divided into thermal resistance near to junction and thermal resistance far away from junction. The new definition is more accurate for evaluating thermal resistance and reliability of DSC module.

In the future work, the new discoveries and definition method will be further verified in the reliability test, such as power cycling test.

REFERENCES

- [1] S. Tanimoto and K. Matsui, "High junction temperature and low parasitic inductance power module technology for compact power conversion systems," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 258–269, Feb. 2015.
- [2] F. Yang, Z. Wang, Z. Liang, and F. Wang, "Electrical performance advancement in SiC power module package design with kelvin drain connection and low parasitic inductance," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 84–98, Mar. 2019.
- [3] D. Kim et al., "Online thermal resistance and reliability characteristic monitoring of power modules with Ag sinter joining and Pb, Pb-free solders during power cycling test by SiC TEG chip," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 4977–4990, May 2021.
- [4] C. Yao et al., "Comparison study of common-mode noise and thermal performance for lateral wire-bonded and vertically integrated high power diode modules," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10572–10582, Dec. 2018.
- [5] C. Ding, H. Liu, K. D. T. Ngo, R. Burgos, and G. Lu, "A double-side cooled SiC MOSFET power module with sintered-silver interposers: I-design, simulation, fabrication, and performance characterization," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11672–11680, Oct. 2021.
- [6] J. Jeon, J. Seong, J. Lim, M. K. Kim, T. Kim, and S. W. Yoon, "Finite element and experimental analysis of spacer designs for reducing the thermomechanical stress in double-sided cooling power modules," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 4, pp. 3883–3891, Aug. 2021.
- [7] B. Li, X. Yang, K. Wang, H. Zhu, L. Wang, and W. Chen, "A compact double-sided cooling 650V/30A GaN power module with low parasitic parameters," *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 426–439, Jan. 2022.
- [8] M. Liu, A. Coppola, M. Alvi, and M. Anwar, "Comprehensive review and state of development of double-sided cooled package technology for automotive power modules," *IEEE Open J. Power Electron.*, vol. 3, no. 2644–1314, pp. 271–289, May 5, 2022.
- [9] Z. Liang, P. Ning, F. Wang, and L. Marilino, "Planar bond all: A new packaging technology for advanced automotive power modules," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 438–443.
- [10] H. A. Mantooth and S. S. Ang, "Packaging architectures for silicon carbide power electronic modules," in *Proc. Int. Power Electron. Conf.*, 2018, pp. 153–156.
- [11] Press-Pack IGBT and Diode Modules, Accessed: Jan. 2018. [Online]. Available: <https://www.hitachienergy.com/offering/product-and-system/semiconductors/stakpak>
- [12] Capsule Type Series-Press-Pack IGBT, Accessed: Dec. 9, 2016. [Online]. Available: <https://www.littelfuse.com/products/power-semiconductors/discrete-igbts/high-power-igbts/capsule-type.aspx>
- [13] IGBT Modules, Accessed: May 2022. [Online]. Available: <https://www.onsemi.com/products/discrete-power-modules/power-modules/igbt-modules>
- [14] L. Han, L. Liang, Y. Kang, and Y. Qiu, "A review of SiC IGBT: Models, fabrications, characteristics, and applications," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 2080–2093, Feb. 2021.
- [15] B. Zhang and S. Wang, "Parasitic inductance modeling and reduction for wire-bonded half-bridge SiC multichip power modules," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5892–5903, May 2021.
- [16] X. Zhong, X. Wu, W. Zhou, and K. Sheng, "An all-SiC high-frequency boost DC–DC converter operating at 320°C junction temperature," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5091–5096, Oct. 2014.
- [17] N. Zhu, H. A. Mantooth, D. Xu, M. Chen, and M. D. Glover, "A solution to press-pack packaging of SiC MOSFETs," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8224–8234, Oct. 2017.

- [18] F. Yang et al., "Interleaved planar packaging method of multichip SiC power module for thermal and electrical performance improvement," *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 1615–1629, Feb. 2022.
- [19] B. Li, K. Wang, H. Zhu, Y. Xie, X. Yang, and L. Wang, "A double-sided cooling GaN power module with high thermal performance," in *Proc. IEEE 9th Int. Power Electron. Motion Control Conf.*, 2020, pp. 2167–2172.
- [20] E. Deng, Z. Zhao, P. Zhang, J. Li, and Y. Huang, "Study on the method to measure the junction-to-case thermal resistance of press-pack IGBTs," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4352–4361, May 2018.
- [21] E. Deng, Z. Zhao, P. Zhang, X. Luo, J. Li, and Y. Huang, "Study on the method to measure thermal contact resistance within press pack IGBTs," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1509–1517, Feb. 2019.
- [22] J. Chen, E. Deng, Y. Zhang, and Y. Huang, "Junction-to-case thermal resistance measurement and analysis of press-pack IGBTs under double-side cooling condition," *IEEE Trans. Power Electron.*, vol. 37, no. 7, pp. 8543–8553, Jul. 2022.
- [23] *Transient Dual Interface Test Method for the Measurement of the Thermal Resistance Junction-to-Case of Semiconductor Devices with Heat Flow Through a Single Path*, JEDEC Standard JESD51-14, Nov. 2010.
- [24] C. P. Ching and M. Devarajan, "Study on thermal and optical properties of high power infrared emitter by utilizing dual interface method," *Int. J. Heat Mass Transfer*, vol. 58, pp. 578–584, Dec. 2012.
- [25] H. Pape, D. Schweitzer, L. Chen, R. Kutscherauer, and M. Walder, "Development of a standard for transient measurement of junction-to-case thermal resistance," *Microelectronics Rel.*, vol. 52, pp. 1272–1278, 2012.
- [26] S. Lu, Z. Zhang, C. Buttay, K. D. T. Ngo, and G. Lu, "Improved measurement accuracy for junction-to-case thermal resistance of GaN HEMT packages by gate-to-gate electrical resistance and stacking thermal interface materials," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6285–6289, Jun. 2022.
- [27] X. Liu, Z. Wu, Y. Yan, Y. Kang, and C. Chen, "A novel double-sided cooling inverter leg for high power density EV based on customized SiC power module," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2020, pp. 3151–3154.
- [28] F. Hoffmann, V. Soler, A. Mihaila, and N. Kaminski, "Power cycling test on 3.3kV SiC MOSFETs and the effects of bipolar degradation on the temperature estimation by VSD-method," in *Proc. 31st Int. Symp. Power Semicond. Devices ICs*, 2019, pp. 147–150.
- [29] F. Yang, E. Ugur, and B. Akin, "Evaluation of aging's effect on temperature-sensitive electrical parameters in SiC MOSFETs," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 6315–6331, Jun. 2020.
- [30] D. L. Blackburn and F. F. Oettinger, "Transient thermal response measurements of power transistors," *IEEE Trans. Ind. Electron. Control Instrum.*, vol. IECI-22, no. 2, pp. 134–141, May 1975.
- [31] C. Herold, J. Franke, R. Bhojani, A. Schleicher, and J. Lutz, "Requirements in power cycling for precise lifetime estimation," *Microelectron. Rel.*, vol. 58, pp. 82–89, Mar. 2016.



Lubin Han (Student Member, IEEE) received the B.S. degree in electrical engineering and automation from the China University of Petroleum, Qingdao, China, in 2017. He is currently working toward the Ph.D. degree in electrical engineering with the Huazhong University of Science and Technology, Wuhan, China.

His research focuses on modeling, packaging, and reliability for power semiconductor devices.



Lin Liang (Senior Member, IEEE) received the B.S. and Ph.D. degrees in electronic science and technology from the Huazhong University of Science and Technology, Wuhan, China, in 2003 and 2008, respectively.

From 2014 to 2015, she was a Visiting Professor with FREEDM System Center, North Carolina State University, Raleigh, NC, USA. Since 2019, she has been a Professor with the School of Electrical and Electronic Engineering, Huazhong University of Science and Technology. Her research focuses on modeling, optimization, process, packaging, reliability, and application of power semiconductor devices.

Prof. Liang was the recipient of the Delta Young Scholar Award from the Delta Environmental and Educational Foundation in 2019.



Ziyang Zhang (Student Member, IEEE) received the B.S. degree in electrical engineering from the Taiyuan University of Technology, Taiyuan, China, in 2020. He is currently working toward the Ph.D. degree with the Huazhong University of Science and Technology, Wuhan, China, all in electrical engineering.

His research focuses on reliability for power semiconductor devices.



Yong Kang (Senior Member, IEEE) received the B.E., M.E., and Ph.D. degrees in electrical and electronic engineering from the School of Electrical and Electronic Engineering, Huazhong University of Science and Technology (HUST), Wuhan, China, in 1988, 1991, and 1994, respectively.

In 1994, he joined the School of Electrical and Electronic Engineering, HUST, where he became a Professor in 1998. He has authored or coauthored more than 200 technical papers published in journals and conferences. His research interests include power

electronic converter, ac drivers, electromagnetic compatibility, and renewable energy generation system.

Dr. Kang was the recipient of the Delta Scholar Award from the Delta Environmental and Educational Foundation in 2005, and supported by the Program for New Century Excellent Talents in University from the Chinese Ministry of Education in 2004. He is the Vice Chairman of the China UPS standard committee.