

DC-Link Capacitance Reduction in PFC Rectifiers Employing PI+Notch Voltage Controllers

Pavel Strajnikov , *Student Member, IEEE*, and Alon Kuperman , *Senior Member, IEEE*

Abstract—It is well-known that adding a notch filter in series with the typically employed type-II (or PI) regulator allows improving the tradeoff between dc-link voltage dynamics and grid-side current total harmonic distortion (THD) in practical single-phase power factor correction rectifiers. The article demonstrates that notch filter utilization alternatively allows reducing the value of dc-link capacitance in case hold-up time requirement is absent. The revealed value of minimum capacitance is expressed by explicit function of possible mains frequency values range, maximum expected grid voltage magnitude, rated system power, dc-link voltage set point, maximum tolerable grid-side current THD, and the desired phase margin (PM) of dc-link voltage loop. It is demonstrated that the proposed approach yields fourfold reduction of dc-link capacitance for typical values of 5% tolerable grid-side current THD under 40° PM constraint. Experimental results exhibit close-fitting resemblance to corresponding analytical predictions, verifying the proposed methodology.

Index Terms—DC-link capacitance, PI+Notch controller, power factor correction, total harmonic distortion (THD), transient response.

NOMENCLATURE

| | |
|------|------------------------------------|
| THD | Total harmonic distortion. |
| PFCR | Power factor correction rectifier. |
| PI | Proportional integrative. |
| PM | Phase margin. |
| LIC | Load interfacing converter. |
| RMS | Root mean square. |

I. INTRODUCTION

CONSTANT growth of industrial and consumer electronics is putting more and more stress on the power grid, imposing strict constraints on the power quality [1], [2]. In order to respect modern grid codes in general and reduce THD in particular, active power factor correction techniques are widely used in off-grid power conversion systems. Various single-phase converter topologies can be used for this purpose [3], [4], [5],

[6], [7], [8], all requiring a short-time energy storage component (typically a large electrolytic capacitor connected across dc-link terminals) to deal with instantaneous power mismatch and deliver hold-up energy when needed [9]. In case hold-up ability is necessary in certain application and/or steady-state dc-link voltage ripple magnitude is restricted, the value of dc-link capacitance is determined by the amount of necessary hold-up energy and/or allowed steady-state dc-link voltage swing [10], [11]. However, if hold-up requirement and dc-link magnitude restrictions are absent, the value of dc-link capacitance is dictated by instantaneous power mismatch (in both transient [12] and steady-state [13] regimes), which are typically less demanding. Therefore, the value of dc-link capacitance may (and should) be reduced in such cases in order to increase reliability (by decreasing the number of parallel-connected devices or employing nonelectrolytic capacitors) and reduce the cost and physical size of the power conversion system [14], [15], [16]. Research in this direction is mainly carried out either by finding a compromise between grid-side power quality and the minimum possible capacitance [17], [18], [19], [20] or by active capacitance reduction [21], [22], [23]. The former group of works makes use of the fact that power quality standards typically limit the magnitude of specific harmonics rather than THD by allowing respective harmonic content to be present in mains-side current by means of additional circuitry and/or algorithm. On the other hand, the latter group of works utilizes an additional auxiliary bidirectional power converter to decouple the short-time energy storage and the DC bus. Both groups may potentially attain lower dc-link capacitance than the methodology proposed in this article yet require nonconventional or additional circuitry.

In order to examine a novel approach for dc-link capacitance reduction, the value of minimum attainable capacitance has been determined first for existing methodologies such as single-phase inverters with active power decoupling [24], three-phase inverters for photovoltaic systems [25], single-phase PFCRs employing line waveform shaping control [21], and single-phase PFCRs without hold-up ability requirement [26], operating in steady-state only. Recently, Strajnikov and Kuperman [27] have generalized the work in [26] by providing analytical expression for the minimum attainable dc-link capacitance in single-phase PFCRs employing classical PI (or type-II) voltage compensators [9] taking into account both steady-state and transient operation regimes. On the other hand, it was demonstrated in [28] that adding a notch filter in series with the typically employed PI (or type-II) voltage compensator allows improving dc-link voltage

Manuscript received 27 April 2022; revised 14 July 2022; accepted 19 August 2022. Date of publication 23 August 2022; date of current version 10 October 2022. This work was supported in part by the Israel Innovation Authority and in part by the Israel Science Foundation under Grant 2186/19. Recommended for publication by Associate Editor Y. Tang.

The authors are with the Applied Energy Laboratory, School of Electrical and Computer Engineering, Ben-Gurion University of the Negev, Beer-Sheva 8410501, Israel (e-mail: strajnik@post.bgu.ac.il; alonk@bgu.ac.il).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2022.3201096>.

Digital Object Identifier 10.1109/TPEL.2022.3201096




Fig. 1. Dual-stage grid-connected ac/dc power conversion system [12]. (a) Generalized topology. (b) Voltage loop structure.

dynamics without sacrificing grid-side current THD by increasing the voltage loop bandwidth. Based on this outcome, the article proposes to utilize the voltage loop bandwidth increase for dc-link capacitance reduction rather than for dc-link voltage dynamics enhancement (yet preserving the allowed dc-link voltage swing at all time). An analytical formulae for minimum dc-link capacitance is revealed, expressed by an explicit function of nominal mains frequency and corresponding uncertainty, maximum expected grid voltage magnitude, rated PFCR power, dc-link voltage set point, maximum tolerable grid-side current THD, and the desired dc-link voltage loop PM. Moreover, guidelines for systematic tuning of PI+Notch controller coefficients are provided and validated. It is shown that significant reduction of dc-link capacitance may be attained by utilizing PI+Notch controller instead of classical pure PI regulator. On the other hand, the following disadvantages of the proposed methodology must be emphasized.

- 1) Reduced dc-link capacitance implies increased dc-link ripple, which may not be tolerated in certain applications.
- 2) Increased dc-link voltage swing implies increased components' voltage stress and losses.

II. POWER BALANCE IN PFCR-BASED SYSTEM

A typical dual-stage PFCR-based grid-connected energy conversion system is shown in Fig. 1(a), consisting of grid-interfacing PFCR, bulk dc-link capacitance C_{DC} , and load-interfacing dc-dc converter (LIC). Boost-topology PFCR under dual-loop dc-link voltage / grid-side current control is employed, where the energy balance is attained by regulating the average value of dc-link voltage to a set point V_{DC}^* using a voltage regulator $C_V(s)$, processing the dc-link voltage error to obtain the set point value of grid-side current magnitude $i_{GM}^*(t)$ [cf. Fig. 1(b)]. The latter is then multiplied by rectified unity-grid-voltage template $v_{GM}^{-1}(t)v_G(t)$ with $v_{GM}(t)$ denoting the magnitude of mains voltage $v_G(t)$ to form the rectified grid-side current reference $i_{GR}^*(t)$, tracked by the current loop. Typically, current

loop is completely decoupled from the voltage loop in frequency domain, and may therefore be represented by complementary sensitivity function

$$T_i(s) \approx 1 \quad (1)$$

within the voltage loop bandwidth [29].

In practice, grid-side PFCR voltage and current are given by the following:

$$v_G(t) = v_{GM}(t) \sin(\omega_G t) + \underbrace{\sum_{n>1} v_n(t) \sin(n\omega_G t)}_{\phi_v(t)} [V] \quad (2)$$

and

$$i_G(t) = i_{GM}(t) \sin(\omega_G t) + \underbrace{\sum_{n>1} i_n(t) \sin(n\omega_G t)}_{\phi_i(t)} [A] \quad (3)$$

respectively, where ω_G [rad/s] signifies grid frequency, $v_{GM}(t)$, $i_{GM}(t)$ represent slow-varying first-harmonic voltage and current magnitudes, respectively [with $i_{GR}(t) = |i_G(t)|$ and $v_{GR}(t) = |v_G(t)|$ in Fig. 1(b)], and $\phi_v(t)$, $\phi_i(t)$ denote corresponding residual harmonic content satisfying [27]

$$\sqrt{\sum_{n>1} V_n^2} \ll V_{GM}, \quad \sqrt{\sum_{n>1} I_n^2} \ll I_{GM} \quad (4)$$

with V_{GM} , I_{GM} , V_n , and I_n indicating steady-state values of $v_{GM}(t)$, $i_{GM}(t)$, $v_n(t)$, and $i_n(t)$, respectively. Obviously, in order to allow correct boost-topology PFCR operation

$$v_{DC}(t) \geq v_{GR}(t) \quad (5)$$

must hold at all time. Instantaneous grid-side power is then given by the following:

$$p_G(t) = v_G(t)i_G(t) = p_{GM}(t) + \Delta p_G(t) + \phi_p(t) [W] \quad (6)$$

with

$$\begin{aligned} p_{GM}(t) &= 0.5 v_{GM}(t) i_{GM}(t), \quad \Delta p_G(t) = -p_{GM}(t) \cos(2\omega_G t), \\ \phi_p(t) &= \phi_v(t) i_{GM}(t) \sin(\omega_G t) + \phi_i(t) v_{GM}(t) \sin(\omega_G t) \\ &\quad + \phi_v(t) \phi_i(t). \end{aligned} \quad (7)$$

Taking into account load-side terminals instantaneous power $p_L(t) = v_L(t)i_L(t)$ [W], there is [cf. Fig. 1(a)]

$$\begin{aligned} p_{DC}(t) &= v_{DC}(t) i_{DC}(t) \\ &= p_{GM}(t) \eta_G + p_L(t) \eta_L^{-1} \\ &\quad + \Delta p_G(t) \eta_G + \phi_p(t) \eta_G \end{aligned} \quad (8)$$

where η_G and η_L symbolize PFCR and LIC efficiencies, respectively. According to (4), RMS values of residual harmonic components are significantly lower than of low-frequency power components in (6). Thus, the influence of $\phi_p(t)$ is disregarded further down.

III. STEADY-STATE PERFORMANCE

In steady state, $p_L(t)$ and $p_{GM}(t)$ are constant, i.e., power balance yields [cf. (7)]

$$P_{GM} \eta_G + P_L \eta_L^{-1} = 0 \Rightarrow I_{GM} = \frac{2\eta_L^{-1} \eta_G^{-1} P_L}{V_{GM}} \quad (9)$$

with P_{GM} and P_L indicating steady-state value of $p_{GM}(t)$ and $p_L(t)$, respectively. Corresponding steady-state instantaneous dc-link voltage is then given by the following [12]:

$$v_{DC}^{ss}(t) = V_{DC,rms}^* \sqrt{1 - \frac{\eta_S^{-1} \eta_G^{-1} P_L}{\omega_G (V_{DC,rms}^*)^2 C_{DC}} \sin(2\omega_G t)} \quad (10)$$

with

$$V_{DC,rms}^* \approx V_{DC}^* \sqrt{1 + \left(\frac{\eta_S^{-1} \eta_G^{-1} P_L}{2\sqrt{2}\omega_G C_{DC} (V_{DC}^*)^2} \right)^2}. \quad (11)$$

It should be emphasized that if steady-state operation only is assumed, then (5) is simplified as follows:

$$v_{DC}^{ss}(t) \geq v_{GR}(t) \quad (12)$$

to allow correct boost-topology PFCR operation. Substituting (2) and (10) into (12) and solving yields minimized dc-link capacitance value given by the following [26]:

$$C_{DC,min} = \frac{\eta_S^{-1} \eta_G^{-1} P_L}{\omega_G V_{DC,rms}^*} \frac{1}{\sqrt{(V_{DC,rms}^*)^2 - V_{GM,max}^2}} \quad (13)$$

with $V_{GM,max}$ denoting maximum expectable value of grid voltage magnitude. Unfortunately, if substantial load transients are projected, minimum required dc-link capacitance value would be significantly underestimated by (13) [27]. DC-link voltage expression (10) may be further approximated as follows [29]:

$$\begin{aligned} v_{DC}(t) &\approx V_{DC}^* - \underbrace{\frac{\eta_S^{-1} \eta_G^{-1} P_L}{2\omega_G V_{DC}^* C_{DC}} \sin(2\omega_G t)}_{\Delta V_{DC}} \\ &= V_{DC}^* - \underbrace{\Delta V_{DC} \sin(2\omega_G t)}_{\Delta v_{DC}(t)} = V_{DC}^* + \Delta v_{DC}(t) \end{aligned} \quad (14)$$

since dc-link ripple magnitude ΔV_{DC} is much lower than the set point V_{DC}^* in practice. Taking into account (1), (3), and (14) with Fig. 1(b), there is

$$i_{GM}(t) = I_{GM} + \Delta i_{GM}(t) = I_{GM} - \underbrace{\Delta I_{GM} \sin(2\omega_G t + \theta)}_{\Delta i_{GM}(t)} \quad (15)$$

with I_{GM} defined in (9) and

$$\Delta I_{GM} = \Delta V_{DC} |C_V(2\omega_G)|, \theta = \angle C_V(2\omega_G) \quad (16)$$

so that $\Delta I_{GM} \ll I_{GM}$ [9]. Steady-state grid-side current is hence given by the following [cf. Fig. 1(b)]:

$$\begin{aligned} i_G(t) &= i_{GM}(t) \sin(\omega_G t) \\ &\cong I_{GM} \sin(\omega_G t) + \frac{\Delta I_{GM}}{2} \cos(3\omega_G t + \theta) \end{aligned} \quad (17)$$

i.e., most of the THD is caused by the third harmonic (which is the one that usually has the highest limits from the standards). Grid-side current THD is then obtained as [cf. (13), (16)]

$$\text{THD} \cong \frac{1}{2} \frac{\Delta I_{GM}}{I_{GM}} = \frac{V_{GM}}{8\omega_G V_{DC}^* C_{DC}} |C_V(2\omega_G)|. \quad (18)$$

It is well-evident that THD may be suppressed by minimizing the gain of voltage regulator $C_V(s)$ at double-grid frequency by e.g., combining a notch filter centered on $\omega_f = 2\omega_G$ in series with the commonly used PI compensator, i.e.

$$C_V(s) = K \underbrace{\frac{\tau s + 1}{s}}_{C_V^{PI}(s)} \underbrace{\frac{s^2 + \omega_f^2}{s^2 + 2\xi_f \omega_f s + \omega_f^2}}_{C_V^{NF}(s)}. \quad (19)$$

Unfortunately, mains frequency ω_G seldom remains constant, varying within predetermined limits [30] so that notch and double-grid frequency are related as follows:

$$\omega_f = 2\alpha\omega_G \quad (20)$$

with $\alpha \in [\alpha_{\min} < 1, \alpha_{\max} > 1]$ denoting the deviation of the notch frequency from double-grid frequency with $\alpha = 1$ referred to as ‘‘nominal case.’’ Considering (19) and (20), grid-side current THD in (18) becomes

$$\text{THD} \cong \frac{V_{GM} K \sqrt{(2\omega_G \tau)^2 + 1}}{16\omega_G^2 V_{DC}^* C_{DC}} \left(1 + 4\xi_f^2 \frac{\alpha^2}{(\alpha^2 - 1)^2} \right)^{-0.5} \quad (21)$$

with

$$\alpha = \begin{cases} \alpha_{\min}, & \frac{\alpha_{\min}^2}{(\alpha_{\min}^2 - 1)^2} < \frac{\alpha_{\max}^2}{(\alpha_{\max}^2 - 1)^2} \\ \alpha_{\max}, & \frac{\alpha_{\min}^2}{(\alpha_{\min}^2 - 1)^2} > \frac{\alpha_{\max}^2}{(\alpha_{\max}^2 - 1)^2} \end{cases}. \quad (22)$$

According to (21), THD reduces (theoretically) to zero in the ‘‘nominal case’’ and increases when $\alpha \rightarrow \alpha_{\min}$ or $\alpha \rightarrow \alpha_{\max}$. On the other hand, the worst-case value of THD corresponds to one of the two boundary values of α as per (22).

IV. WORST-CASE TRANSIENT RESPONSE

DC-link voltage dynamics (8) may be reformulated as follows:

$$C_{DC} \dot{v}_{DC}(t) v_{DC}(t) \approx 0.5 \eta_G v_{GM}(t) i_{GM}(t) + \eta_L p_L(t) + \eta_G \Delta p_G(t). \quad (23)$$

Linearizing (23) around operation point (9), assuming unity converters efficiencies for brevity and neglecting relatively small and non-frequent grid voltage magnitude variations results in

$$\begin{aligned} \frac{d\tilde{v}_{DC}(t)}{dt} &= \frac{1}{C_{DC} V_{DC}^*} \times \\ &\left(\frac{V_{GM} \tilde{i}_{GM}(t) + I_{GM} \tilde{v}_{GM}(t)}{2} - \tilde{p}_L(t) - \underbrace{\tilde{p}_{GM}(t) \cos(2\omega_G t)}_{\tilde{p}_{GM2}(t)} \right). \end{aligned} \quad (24)$$

The structure of linearized voltage loop is shown in Fig. 2.

Load power—to—dc-link voltage transfer function may be obtained from Fig. 2 as follows:




Fig. 2. Linearized dc-link voltage loop.

$$\frac{\tilde{v}_{DC}(s)}{\tilde{p}_L(s)} \Big|_{\tilde{p}_{GM2}(s)=0} = \frac{G_n s (s^2 + 2\xi_f \omega_f s + \omega_f^2)}{s^4 + (2\xi_f \omega_f + 2\xi_n \omega_n) s^3 + (\omega_f^2 + \omega_n^2) s^2 + 2\xi_n \omega_n \omega_f^2 s + \omega_f^2 \omega_n^2} \quad (25a)$$

with

$$G_n = (C_{DC} V_{DC}^*)^{-1}, \quad \omega_n = \sqrt{\frac{0.5KV_{GM}}{C_{DC} V_{DC}^*}}, \quad \xi_n = \omega_n \frac{\tau}{2}. \quad (25b)$$

In case damping factor of the Notch filter is small enough to satisfy

$$\xi_f \ll \min \left(\frac{1}{4\xi_n} \left(\frac{\omega_f}{\omega_n} + \frac{\omega_n}{\omega_f} \right), \xi_n \frac{\omega_f}{\omega_n} \right) \quad (26)$$

(25a) reduces to

$$\frac{\tilde{v}_{DC}(s)}{\tilde{p}_L(s)} \Big|_{\tilde{p}_{GM2}(s)=0} \approx G_n \frac{s}{s^2 + 2\xi_n \omega_n s + \omega_n^2}. \quad (27)$$

Thus, load power step ΔP_L would impose dc-link voltage perturbation given by

$$\begin{aligned} \left| \tilde{v}_{DC}(s) \Big|_{\tilde{p}_{GM2}(s)=0} \right| &= \Delta P_L \frac{G_n}{s^2 + 2\xi_n \omega_n s + \omega_n^2} \Rightarrow \\ \left| \tilde{v}_{DC}(t) \Big|_{\tilde{p}_{GM2}(t)=0} \right| &= \frac{G_n \Delta P_L}{\omega_n \sqrt{1 - \xi_n^2}} e^{-\xi_n \omega_n t} \sin(\omega_n \sqrt{1 - \xi_n^2} t) \end{aligned} \quad (28)$$

maximized at

$$t_p = \frac{1}{\omega_n \sqrt{1 - \xi_n^2}} \tan^{-1} \left(\frac{\sqrt{1 - \xi_n^2}}{\xi_n} \right) \quad (29)$$

as

$$\max \left| \tilde{v}_{DC}(t) \Big|_{\tilde{p}_{GM2}(t)=0} \right| = \frac{G_n \Delta P_L}{\omega_n} e^{-\frac{\xi_n \cos^{-1} \xi_n}{\sqrt{1 - \xi_n^2}}}. \quad (30)$$

Pulsating power component—to—dc-link voltage transfer function may be attained from Fig. 2 as follows:

$$\frac{\tilde{v}_{DC}(s)}{\tilde{p}_{GM2}(s)} \Big|_{\tilde{p}_L(s)=0} = \frac{\tilde{v}_{DC}(s)}{\tilde{p}_L(s)} \Big|_{\tilde{p}_{GM2}(s)=0}. \quad (31)$$

Due to the fact that $|C_V(2\omega_G)| \ll 1$, response to ripple component remains nearly unaffected by closed loop, i.e.

$$\frac{\tilde{v}_{DC}(s)}{\tilde{p}_{GM2}(s)} \Big|_{\tilde{p}_L(s)=0} \approx \frac{G_n}{s} \Rightarrow \quad (32a)$$




Fig. 3. Worst-case dc-link voltage response to a load power step.

$$\tilde{v}_{DC}(t) \Big|_{\tilde{p}_L(t)=0} \approx p_{GM}(t) \frac{G_n}{2\omega_G} \sin(2\omega_G t). \quad (32b)$$

Combining (30) and (32), overall dc-link voltage deviation is obtained as follows:

$$\begin{aligned} \tilde{v}_{DC}(t) &\approx \tilde{v}_{DC}(t) \Big|_{\tilde{p}_{GM2}(t)=0} + \tilde{v}_{DC}(t) \Big|_{\tilde{p}_L(t)=0} \\ &\approx \frac{\Delta P_L}{\omega_n V_{DC}^* C_{DC} \sqrt{1 - \xi_n^2}} e^{-\xi_n \omega_n t} \sin(\omega_n \sqrt{1 - \xi_n^2} t) \\ &\quad + \frac{p_{GM}(t)}{2\omega_G V_{DC}^* C_{DC}} \sin(2\omega_G t). \end{aligned} \quad (33)$$

DC-link voltage response to a zero-to- ΔP_L load power step is then given by the following:

$$v_{DC}(t) = V_{DC}^* - \tilde{v}_{DC}(t). \quad (34)$$

On the other hand, recalling that (5) must hold while noticing that $p_{GM}(t_p) = \Delta P_L$, the worst case of (5) is given by the following [cf. (30)]:

$$\begin{aligned} V_{GM} |\sin(\omega_G t)| \\ = V_{DC}^* - \frac{G_n \Delta P_L}{\omega_n} e^{-\frac{\xi_n \cos^{-1} \xi_n}{\sqrt{1 - \xi_n^2}}} - \frac{\Delta P_L}{2\omega_G V_{DC}^* C_{DC}} \sin(2\omega_G t). \end{aligned} \quad (35)$$

Furthermore, rectified mains voltage is maximized when $\omega_G t$ is an integer multiple of $\pi/2$. At the same instant, $2\omega_G t$ is an integer multiple of π . Therefore

$$\left| \sin \left(\omega_G t = k \frac{\pi}{2} \right) \right| = 1, \quad \sin(2\omega_G t = k\pi) = 0 \quad (36)$$

and (35) reduces to

$$V_{DC}^* - V_{GM} \leq \frac{G_n \eta_S^{-1} \eta_G^{-1} \Delta P_L}{\omega_n} e^{-\frac{\xi_n \cos^{-1} \xi_n}{\sqrt{1 - \xi_n^2}}}. \quad (37)$$

It may then be concluded that pulsating power component does not contribute to the worst-case scenario, as shown in Fig. 3.

V. DERIVATION OF MINIMUM DC-LINK CAPACITANCE VALUE

Denoting the maximum allowed value of grid current THD as THD* while taking the boundary case of transient response

into account, two design equations are given by [cf. (21), (37)]

$$\frac{V_{GM}K\sqrt{(2\omega_G\tau)^2+1}}{16\omega_G^2V_{DC}^*C_{DC}}\left(1+4\xi_f^2\frac{\alpha^2}{(\alpha^2-1)^2}\right)^{-0.5}=\text{THD}^*, \quad (38)$$

$$V_{DC}^*-V_{GM}=\frac{G_n\eta_S^{-1}\eta_G^{-1}\Delta P_L}{\omega_n}e^{-\frac{\xi_n\cos^{-1}\xi_n}{\sqrt{1-\xi_n^2}}}. \quad (39)$$

According to Fig. 2, dc-link voltage loop gain is obtained as follows:

$$L(s)=\omega_n^2\frac{2\xi_n s+1}{s^2}\underbrace{\frac{s^2+(2\alpha\omega_G)^2}{s^2+4\xi_f\alpha\omega_G s+(2\alpha\omega_G)^2}}_{C_V^{NF}(s)}. \quad (40)$$

Signifying the crossover frequency of $L(s)$ as ω_c , phase and gain contribution of $C_V^{NF}(s)$ at ω_c are

$$\begin{aligned} \angle G_V^{NF}(\omega_c) &= -\tan^{-1}\left(2\xi_f\frac{\omega_f\omega_c}{\omega_f^2-\omega_c^2}\right) \\ |G_V^{NF}(\omega_c)| &= \sqrt{\frac{(\omega_f^2-\omega_c^2)^2}{(\omega_f^2-\omega_c^2)^2+(2\xi_f\omega_f\omega_c)^2}} \end{aligned} \quad (41)$$

respectively. Hence, in order to minimize the above contributions by keeping

$$|C_V^{NF}(\omega_c)|\approx 1, \angle C_V^{NF}(\omega_c)\approx 0. \quad (42)$$

ξ_f must obey

$$\xi_f \ll \frac{1}{2}\left(\frac{\omega_f}{\omega_c}-\frac{\omega_c}{\omega_f}\right). \quad (43)$$

Rewriting (43) as

$$\xi_f = \frac{1}{2}\beta\left(\frac{\omega_f}{\omega_c}-\frac{\omega_c}{\omega_f}\right) \quad (44)$$

and substituting into (41), there is

$$\begin{aligned} \angle G_V^{NF}(\omega_c) &= -\tan^{-1}(\beta) \approx -\beta, \quad \beta \ll 1 \\ |G_V^{NF}(\omega_c)| &= \sqrt{\frac{1}{1+\beta^2}} \approx 1 - \frac{\beta^2}{2}, \quad \beta \ll 1. \end{aligned} \quad (45)$$

For the value of $\beta = 0.1$, phase and gain contributions of the Notch filter would be approximately -5° and 0.995, respectively. While gain contribution is minor and may be neglected, phase contribution may (if necessary) be offset by biasing the desired value of voltage loop phase margin. Denoting the latter as PM while analyzing (40) with (45) yields

$$\begin{aligned} |L(\omega_c)| &\cong \frac{\omega_n^2}{\omega_c^2}\sqrt{\left(2\xi_n\frac{\omega_c}{\omega_n}\right)^2+1}=1 \\ \Rightarrow \omega_c &= \xi_n\omega_n\sqrt{2+2\sqrt{1+\frac{1}{4\xi_n^4}}}, \\ \angle L(\omega_c) &\cong \text{tg}^{-1}\left(2\omega_c\frac{\xi_n}{\omega_n}\right)-\pi=-\pi+PM \end{aligned} \quad (46)$$




Fig. 4. Analytical relation of x in (51) versus PM^* and linear approximation (52).

$$\Rightarrow \xi_n = \left(\frac{\left(\frac{\text{tg}(PM)}{2\sqrt{2}}\right)^4}{2\left(\frac{\text{tg}(PM)}{2\sqrt{2}}\right)^2 + \frac{1}{4}}\right)^{\frac{1}{4}}. \quad (47)$$

In practical systems, desired values of phase margin are typically $PM^* \geq 40^\circ$ [28], hence the range $\xi_n \geq 0.327$ is of interest. Substituting (25b) into (38) and rearranging yields the following:

$$\begin{aligned} \omega_n &= \sqrt{8}\omega_G\xi_n \\ &\times \left(\sqrt{1+\frac{1}{\xi_n^4}\left(1+4\xi_f^2\frac{\alpha^2}{(\alpha^2-1)^2}\right)(\text{THD}^*)^2-1}\right)^{0.5} \end{aligned} \quad (48)$$

which may be further simplified considering practical parameter ranges of $\text{THD}^* < 0.1$, $0.98 < \alpha < 1.02$, $\xi_f < 0.1$ as

$$\omega_n \cong 2\frac{\omega_G}{\xi_n}\text{THD}^*\sqrt{1+4\xi_f^2\frac{\alpha^2}{(\alpha^2-1)^2}}. \quad (49)$$

Combining (49) with (39) yields the minimum dc-link capacitance value

$$C_{DC,\min} = \frac{\eta_S^{-1}\eta_G^{-1}\Delta P_L\left(1+\xi_f^2\frac{4\alpha^2}{(\alpha^2-1)^2}\right)^{-0.5}}{2\omega_G\text{THD}^*V_{DC}^*(V_{DC}^*-V_{GM,\max})}\xi_n e^{-\frac{\xi_n\cos^{-1}\xi_n}{\sqrt{1-\xi_n^2}}}. \quad (50)$$

Further denoting

$$x = \xi_n e^{-\frac{\xi_n\cos^{-1}\xi_n}{\sqrt{1-\xi_n^2}}} \quad (51)$$

combining with (47) and plotting versus PM^* reveals the following linear approximation (cf. Fig. 4):

$$x \cong 0.0041 \cdot PM^* + 0.049, \quad 40^\circ \leq PM^* \leq 75^\circ. \quad (52)$$

Hence, (50) may be further simplified as follows:

$$C_{DC,\min} = \frac{0.5\eta_S^{-1}\eta_G^{-1}\Delta P_L(0.0041 \cdot PM^* + 0.049)}{\omega_G\text{THD}^*V_{DC}^*(V_{DC}^*-V_{GM,\max})\sqrt{1+\xi_f^2\frac{4\alpha^2}{(\alpha^2-1)^2}}}. \quad (53)$$




Fig. 5. Bode diagrams of the voltage loop gain.




Fig. 6. Required amount of dc-link capacitance per watt loading versus THD* for two different values of grid voltage.

VI. REMARKS

A. Controller Coefficients Tuning

It is interesting to emphasize that the minimum capacitance value (53) is independent of $C_V^{PI}(s)$ coefficients, while the latter do depend on the dc-link capacitance value. Note that increasing ξ_f leads to minimum capacitance value reduction. However, it would also lead to increased phase and gain contribution of $C_V^{NF}(s)$ to $L(s)$ at ω_c . Hence, ξ_f must be determined first (using $\beta \approx 0.1$ in (44) seems a fair tradeoff), followed by obtaining K and τ . Combining (46) with (49) yields

$$\omega_c = \omega_y \sqrt{1 + z\xi_f^2} \quad (54)$$

with

$$\omega_y = 2\omega_G \text{THD}^* \sqrt{2 + 2\sqrt{1 + \frac{1}{4\xi_n^4}}}, z = \frac{4\alpha^2}{(\alpha^2 - 1)^2}. \quad (55)$$

Merging (44) with (54) gives

$$\xi_f^4 + \frac{\frac{4}{\beta^2}\omega_f^2 + 2z(\omega_f^2 - \omega_y^2)}{z\left(\frac{4}{\beta^2}\omega_f^2 - z\omega_y^2\right)}\xi_f^2 - \frac{(\omega_f^2 - \omega_y^2)^2}{z\omega_y^2\left(\frac{4}{\beta^2}\omega_f^2 - z\omega_y^2\right)} = 0 \quad (56)$$




Fig. 7. DC-link capacitance reduction ratio versus THD*.




Fig. 8. Experimental setup schematic.




Fig. 9. Measured spectra and corresponding THD of ac source voltage.

i.e.

$$\xi_f = \sqrt{\frac{\sqrt{b^2 + 4c} - b}{2}} \quad (57)$$

with

$$b = \frac{\frac{4}{\beta^2}\omega_f^2 + 2z(\omega_f^2 - \omega_y^2)}{z\left(\frac{4}{\beta^2}\omega_f^2 - z\omega_y^2\right)}, c = \frac{(\omega_f^2 - \omega_y^2)^2}{z\omega_y^2\left(\frac{4}{\beta^2}\omega_f^2 - z\omega_y^2\right)}. \quad (58)$$

Hence, the proposed process of minimum capacitance value selection and coefficients tuning is as follows:

- 1) Initialize ω_G , $V_{GM,max}$, a , THD^* and V_{DC}^* .
- 2) Select β and set PM^* taking into account (45).
- 3) Obtain ξ_n using (47).




Fig. 10. Experimental results, PI controller, $\text{THD}^* = 5\%$. (a) Steady-state regime, $\text{THD}^* = 5\%$, $\text{THD} = 5.2\%$. (b) Transient regime.




Fig. 11. Experimental results, PI controller, $\text{THD}^* = 2.5\%$. (a) Steady-state regime, $\text{THD}^* = 2.5\%$, $\text{THD} = 2.8\%$. (b) Transient regime.

TABLE I
MINIMUM DC-LINK CAPACITANCE VALUES

| THD* | $C_{DC} [\mu\text{F}/\text{W}]$ - analytical | | $C_{DC} [\mu\text{F}]$ - 500 W prototype | |
|-------|--|------|--|------|
| | PI | PI+N | PI | PI+N |
| 0.05 | 0.64 | 0.16 | 340 | 85 |
| 0.025 | 1.28 | 0.21 | 660 | 108 |

- 4) Evaluate ω_y and z employing (55).
- 5) Set $\omega_f = 2\omega_G$. Calculate ξ_f from (57).
- 6) Determine $C_{DC, \min}$ value using (53).
- 7) Determine K and τ by [cf. (25b)]

$$K = \frac{2C_{DC}V_{DC}^*}{V_{GM}} \omega_n^2, \tau = \frac{2\xi_n}{\omega_n}. \quad (59)$$

B. Notch Filter Realization

It is important to emphasize that in case of digital implementation, finite word length and quantization effects typically cause shift of the notch center frequency, which in turn implies gain reduction at one of the frequency range of interest bounds [30]. Similar effect is expected also in case of analog implementation [31] due to component tolerances. Therefore, the value of a may have to be adjusted to cope with the above.

TABLE II
DC-LINK VOLTAGE CONTROLLER COEFFICIENTS

| THD* | Controller | ξ_f | ω_f | K | τ |
|-------|------------|---------|------------|------|--------|
| 0.05 | PI | 0 | -- | 6 | 0.069 |
| | PI+N | 0.05 | 100π | 19.9 | 0.002 |
| 0.025 | PI | 0 | -- | 3 | 0.014 |
| | PI+N | 0.08 | 100π | 15.7 | 0.003 |

TABLE III
GRID-SIDE CURRENT THD

| | PI | PI+N | |
|--------------------------|-----------------|-------------------|-------------------|
| $\omega_G, \text{rad/s}$ | $2\pi \cdot 50$ | $2\pi \cdot 49.5$ | $2\pi \cdot 50.5$ |
| $\text{THD}^* = 0.05$ | 0.052 | 0.051 | 0.031 |
| $\text{THD}^* = 0.025$ | 0.028 | 0.028 | 0.021 |

VII. EXAMPLE

Consider a P_R [W]-rated PFCR operating from 230 V, 50 \pm 0.5 [Hz] mains (i.e., $\alpha \in [0.99, 1.01]$) with 5% allowed grid-side current THD. According to (22), $\alpha = 0.99$ is the worst case to be considered. Moreover, grid magnitude is typically allowed to vary within $\pm 10\%$ region around the nominal value [32]. In order to establish a baseline, consider first a voltage loop compensated by pure PI controller [i.e., $\xi_f = 0$ in (1) or $\beta = 0$ in (44)]. Following the design process proposed in the previous section, there is the following.

- 1) $\omega_G = 100\pi$, $V_{GM,max} = 1.1 \cdot \sqrt{2} \cdot 230$, α is irrelevant, $V_{DC}^* = 400$ and $THD^* = 0.05$.
- 2) $\beta = 0$, $PM^* = 40^\circ$.
- 3) $\xi_n = 0.327$.
- 4) $\omega_y = 106.6$, z is irrelevant.
- 5) ω_f is irrelevant, $\xi_f = 0$.
- 6) $\frac{C_{DC,min}}{P_R} \approx 0.4 \mu\text{F/W}$.

Corresponding loop gain Bode diagram [cf. (40)] is depicted in Fig. 5. The resulting crossover frequency and phase margin are $2\pi \cdot 16.9$ rad/s and 39.5° , accurately following theoretical prediction of $\omega_c = 2\pi \cdot 16.8$ rad/s [cf. (54)] and the desired value of phase margin. Next, consider a voltage loop compensated by PI+N controller. Applying the design process above yields the following:

- 1) $\omega_G = 100\pi$, $V_{GM,max} = 1.1 \cdot \sqrt{2} \cdot 230$, $\alpha = 0.99$, $V_{DC}^* = 400$ and $THD^* = 0.05$.
- 2) $\beta = 0.1$, $PM^* = 40^\circ + 5^\circ = 45^\circ$ (to get 40° phase margin).
- 3) $\xi_n = 0.4$.
- 4) $\omega_y = 92$, $z = 9899.8$.
- 5) $\omega_f = 200\pi$, $\xi_f = 0.044$.
- 6) $\frac{C_{DC,min}}{P_R} \approx 0.098 \mu\text{F/W}$.

Corresponding loop gain Bode diagram [cf. (40)] is shown in Fig. 5. The resulting crossover frequency and phase margin are $2\pi \cdot 63.5$ rad/s and 39.5° , closely following theoretical prediction of $\omega_c = 2\pi \cdot 64.5$ rad/s [cf. (54)] and the desired value of phase margin. Comparing the outcomes of Step 6, it is evident that employing a PI+N controller instead of pure PI compensator leads to \sim fourfold reduction of the minimum dc-link capacitance.

In order to generalize the results, Fig. 6 presents the relation between minimum capacitance values and THD^* for two different values of grid voltage, namely 230 Vrms (typical nominal value) and 264 Vrms (maximum value supported by power supplies with universal input), employing a PI+N controller. It may be concluded that PI+N controller influence increases if THD^* is reduced. For example, for 5% allowed grid-side current THD employing PI+N controller instead of pure PI one yields more than 4rfold reduction of dc-link capacitance, while in case of 2.5% allowed grid-side current THD circa 6.5-fold reduction is achieved, irrespectively of grid voltage magnitude value. DC-link capacitance reduction ratio versus THD^* is depicted in Fig. 7.

VIII. EXPERIMENTAL VALIDATION

In order to experimentally validate the proposed design methodology, a 500 W diode bridge + boost converter-based PFC rectifier prototype shown in Fig. 8 was employed. The control system was implemented digitally using TMS320F28335 DSP-based control card. Average current control at a fixed switching frequency of 150 kHz was adopted in the inner loop. The PFCR was operated from APS-7100 Gwinstek programmable ac power source functioning as 50 Hz, 264 Vrms mains and loaded by M9715B Maynuo dc electronic load functioning in constant power mode. Prior to methodology verification, voltage spectra of APS-7100 power source was




Fig. 12. Experimental results. PI+N controller, $THD^* = 5\%$. (a) Steady-state regime, 49.5 Hz mains, $THD^* = 5\%$, $THD = 5.1\%$. (b) Steady-state regime, 50 Hz mains, $THD^* = 5\%$, $THD = 3.1\%$. (c) Steady-state regime, 50.5 Hz mains, $THD^* = 5\%$, $THD = 5.3\%$. (d) Transient regime.




Fig. 13. Experimental results. PI+N controller, $\text{THD}^* = 2.5\%$. (a) Steady-state regime, 49.5 Hz mains, $\text{THD}^* = 2.5\%$, $\text{THD} = 2.8\%$. (b) Steady-state regime, 50 Hz mains, $\text{THD}^* = 2.5\%$, $\text{THD} = 2.1\%$. (c) Steady-state regime, 50.5 Hz mains, $\text{THD}^* = 2.5\%$, $\text{THD} = 2.7\%$. (d) Transient regime.

measured and corresponding THD was found to be 0.5%, as shown in Fig. 9. Hence, measured values of grid-side current THD should be scaled accordingly.

The proposed process of minimum capacitance value selection and coefficients tuning was applied for both PI and PI+N controllers for two different desired THD values (2.5% and 5%) and $V_{GM, \max} = \sqrt{2} \cdot 264 \text{ V}$ (the rest of design parameters were similar to examples in Section VII). Resulting minimum attainable dc-link capacitance values (both analytical and experimental) as well as corresponding controller coefficients are summarized in Tables I and II, respectively.

Figs. 10 and 11 depict experimental results of steady-state PFCR operation under rated load and of transient response to zero-to-rated load power step (shown for 50 Hz mains frequency only since variations of the latter has a negligible influence on both steady-state and transient PFCR performance under PI compensation), utilizing a pure PI controller for both 5% and 2.5% desired THD values, respectively. On the other hand, Figs. 12 and 13 demonstrate experimental results of steady-state PFCR operation under rated load for 49.5, 50, and 50.5 Hz mains frequency and of transient response to zero-to-rated load power step (for 50 Hz mains frequency only for brevity since variations of the latter has a negligible influence on transient PFCR performance under PI+N compensation), utilizing PI+N controller for both 5 and 2.5% desired THD values, respectively. It may be concluded that experimental outcomes accurately verify corresponding analytical predictions regarding both minimum dc-link capacitance and grid-side current THD (taking into account Fig. 9). As expected, in case PI+N controller is utilized the lowest THD is attained under nominal grid frequency. However, due to finite word length and component values tolerances, zero THD may not be achieved in practice. Table III summarizes desired versus measured THD values for all cases.

IX. CONCLUSION

The article proposed to minimize the value of dc-link capacitance required in practical PFCR by employing PI + Notch voltage controller at the expense of increased dc-link voltage swing/ripple. Analytical expression for minimal value of dc-link capacitance was developed, based on desired values of grid-side THD and voltage loop phase margin, range of possible grid frequency values, maximum expected mains voltage magnitude, and worst-case load power step-like increase. Analytic guidelines for tuning the controller parameters were also provided. The proposed methodology was successfully validated by experiments.

REFERENCES

- [1] M. G. Taul, X. Wang, P. Davari, and F. Blaabjerg, "Current reference generation based on next-generation grid code requirements of grid-tied converters during asymmetrical faults," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 3784–3797, Dec. 2020.
- [2] O. Garcia, J. A. Cobos, R. Prieto, and P. Alou, and J. Uceda, "Single phase power factor correction: A survey," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 749–755, May 2003.
- [3] M. M. Jovanovic and Y. Jang, "Single-phase, active power-factor-correction techniques for high-power applications—An overview," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 701–708, Jun. 2005.

- [4] B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari, "A review of improved power quality AC-DC converters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 641–660, Jun. 2004.
- [5] J. W. Kolar and T. Friedli, "The essence of three-phase PFC rectifier systems – Part I," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 176–198, Jan. 2013.
- [6] J. W. Kolar, M. Hartmann, and J. W. Kolar, "The essence of three-phase PFC rectifier systems – Part II," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 543–560, Feb. 2014.
- [7] K. Yao, Y. Wang, J. Guo, and K. Chen, "Critical conduction mode boost PFC converter with fixed switching frequency control," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6845–6857, Aug. 2018.
- [8] H. S. Nair and L. Narasama, "An improved digital algorithm for boost PFC converter operating in mixed conduction mode," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4235–4245, Dec. 2020.
- [9] P. Strajnikov and A. Kuperman, "Guidelines for voltage controller coefficients design to attain prescribed grid current THD and DC link voltage undershoot values in power factor correction front ends," *IEEE J. Emerg. Sel. Topics Power Electron.*, to be published, doi: [10.1109/JESTPE.2021.3100484](https://doi.org/10.1109/JESTPE.2021.3100484).
- [10] M.-H. Park, Y. Jeong, R. A. L. Rorrer, D. Choi, and G.-W. Moon, "Hold-up time extension method for LLC resonant converter by detecting operation region," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 9949–9952, Oct. 2020.
- [11] J. Baek, J.-B. Lee, and J.-K. Kim, "Effective hold-up time extension method using fan control in server power systems," *IEEE Trans. Ind. Electron.*, vol. 67, no. 7, pp. 5820–5824, Jul. 2020.
- [12] A. Mutovkin, M. Mellincovsky, V. Yuhimenko, S. Schacham, and A. Kuperman, "Conditions for direct applicability of electronic capacitors to grid-connected power conversion systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 3, pp. 1805–1814, Mar. 2019.
- [13] M. Mellincovsky, V. Yuhimenko, M. M. Peretz, and A. Kuperman, "Low-frequency DC-link ripple elimination in power converters with reduced capacitance by direct voltage regulation," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2015–2023, Mar. 2017.
- [14] W. Huai and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power converters," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sep. 2014.
- [15] H. Wang and H. Wang, "Capacitive DC links in power electronic systems," *Chin. J. Elect. Eng.*, vol. 4, no. 3, pp. 29–36, Sep. 2018.
- [16] H. Wang, H. Wang, H. Wang, G. Zhu, and F. Blaabjerg, "An overview of capacitive DC links," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1805–1829, Jan. 2019.
- [17] D. G. Lamar, J. Sebastian, M. Arias, and A. Fernandez, "On the limit of the output capacitor reduction in power factor correctors by distorting the line input current," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1168–1176, Mar. 2012.
- [18] A. J. Hanson, A. F. Martin, and D. J. Perreault, "Energy and size reduction of grid-interfaced energy buffers through line waveform control," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 11442–11453, Nov. 2019.
- [19] L. Gu, X. Ruan, M. Xu, and K. Yao, "Means of eliminating electrolytic capacitor in AC/DC power supplies for LED lightings," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1399–1408, May 2009.
- [20] L. da Silva, S. V. G. Oliveira, D. P. da Silva, G. C. Flores, and Y. R. De Novaes, "Capacitance requirement reduction in single-phase PFC with adaptive injection of odd harmonics," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 2, pp. 1479–1488, Apr. 2022.
- [21] A. Mutovkin et al., "Simple realization of an electronic capacitor," *Electron. Lett.*, vol. 55, no. 4, pp. 220–222, Feb. 2019.
- [22] A. Mutovkin, V. Yuhimenko, M. Mellincovsky, S. Schacham, and A. Kuperman, "Control of direct voltage regulated active DC link capacitance reduction circuits to allow plug-and-play operation," *IEEE Trans. Ind. Electron.*, vol. 66, no. 8, pp. 6527–6537, Aug. 2019.
- [23] A. Mutovkin, V. Yuhimenko, S. Schacham, and A. Kuperman, "Nonlinear control of electronic capacitor for enhanced stability and dynamic response," *IEEE Trans. Ind. Electron.*, vol. 68, no. 8, pp. 6881–6892, Aug. 2021.
- [24] P. T. Krein, R. S. Balog, and M. Mirjafari, "Minimum energy and capacitance requirements for single-phase inverters and rectifiers using a ripple port," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4690–4698, Nov. 2012.
- [25] T. Messo, J. Jokipii, J. Puukko, and T. Suntio, "Determining the value of DC-link capacitance to ensure stable operation of a three-phase photovoltaic inverter," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 665–673, Feb. 2014.
- [26] A. Marcos-Pastor, E. Vidal-Idiarte, A. Cid-Pastor, and L. Martínez-Salamero, "Minimum DC-link capacitance for single-phase applications with power factor correction," *IEEE Trans. Ind. Electron.*, vol. 67, no. 6, pp. 5204–5208, Jun. 2020.
- [27] P. Strajnikov and A. Kuperman, "On the minimum DC link capacitance in practical PFC rectifiers considering THD requirements and load transients," *IEEE Trans. Ind. Electron.*, vol. 69, no. 11, pp. 11067–11075, Nov. 2022.
- [28] P. Strajnikov and A. Kuperman, "Selection of PI+Notch voltage controller coefficients to attain desired steady-state and transient performance in PFC rectifiers," *IEEE J. Emerg. Sel. Topics Power Electron.*, to be published, doi: [10.1109/JESTPE.2021.3130990](https://doi.org/10.1109/JESTPE.2021.3130990).
- [29] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*. Dordrecht, The Netherlands: Kluwer Academic, 2001.
- [30] M. Elkayam, S. Kolesnik, Y. Basha, and A. Kuperman, "Loop shaping by single-resonant controllers for prescribed tracking of sinusoidal references," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 11352–11360, Nov. 2019.
- [31] P. Strajnikov, M. Faizenberg, and A. Kuperman, "Improving the dynamic performance of the commercial PFC rectifiers by compensation network redesign," in *Proc. 23rd IEEE Workshop Control Model. Power Electron.*, 2022, pp. 1–6.
- [32] N. Ruban, A. Kinshin, and A. Gusev, "Review of grid codes: Ranges of frequency variation," *AIP Conf. Proc.*, vol. 2135, no. 1, 2019, Art. no. 020049.