




Electrothermal Coupling Model With Distributed Heat Sources for Junction Temperature Calculation During Surges

Jiupeng Wu , Na Ren , *Member, IEEE*, and Kuang Sheng , *Senior Member, IEEE*

Abstract—High junction temperature is usually the main factor leading to device failures in high-power working conditions, such as surges or avalanches. It is of great significance to obtain the junction temperature quickly and accurately. Direct measurement of junction temperature is inconvenient, and usually indirect electrical measurement combined with model calculation is used. An electrothermal coupling junction temperature calculation model with distributed heat sources is proposed in this article. This model can accurately and quickly predict the device behavior during the surge process, as well as the voltage drop and temperature changes of each part of the device, without actually performing surge tests. This article describes the theoretical basis and calculation principles of the model. By taking a commercial SiC merged PiN Schottky diode as an example, this article also explains the details of the establishment of the electrical and thermal characteristic models of the device, as well as the calculation steps of the junction temperature by the thermal coupling model. The calculated device voltage drop curve of the device is in good agreement with the measured ones, and the calculated junction temperature curve is more consistent with the device failure mechanism than the one by the traditional RC thermal circuit model.

Index Terms—Electrothermal coupling, junction temperature, surge, thermal circuit.

NOMENCLATURE

| | |
|----------------------|---|
| C_i | Thermal capacitance of layer i . |
| I | Current flowing into the device. |
| P_i | Heating power of layer i . |
| $R_{\text{uni,epi}}$ | Unipolar on-resistance of the epitaxy layer of the MPS diode. |
| $R_{\text{bi,epi}}$ | Bipolar on-resistance of the epitaxy layer of the MPS diode. |
| R_i | Thermal resistance of layer i . |

Manuscript received November 21, 2021; revised February 11, 2022; accepted March 20, 2022. Date of publication April 6, 2022; date of current version June 24, 2022. This work was supported in part by the National Key Research and Development Program of China under Grant 2021YFB2500601 and in part by the “Pioneer” R&D Program of Zhejiang under Grant 2022C01235. Recommended for publication by Associate Editor M. Shen. (*Corresponding author: Na Ren.*)

Jiupeng Wu and Na Ren are with the College of Electrical Engineering, Zhejiang University, Hangzhou 310007, China, and also with the ZJU-Hangzhou Global Scientific and Technological Innovation Center, Zhejiang University, Hangzhou 311200, China (e-mail: wujiupeng@zju.edu.cn; ren_na@zju.edu.cn).

Kuang Sheng is with the College of Electrical Engineering, Zhejiang University, Hangzhou 310007, China (e-mail: shengk@zju.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2022.3164988>.

Digital Object Identifier 10.1109/TPEL.2022.3164988

| | |
|---|--|
| T_i | Temperature of node i . |
| $T_{k \leftarrow p}$ | Temperature response at node k excited by a heating power source at node p . |
| T_k | Temperature response at node k excited by all heating power sources. |
| V_{on} | Turn-ON voltage of the MPS diode. |
| $V_{\text{PN,eff,dev}}$ | Effective PN junction trigger voltage of the whole device. |
| $V_{\text{PN,eff,epi}}$ | Effective PN junction trigger voltage of the epitaxial layer. |
| $V_{\text{PN,eff}}$ | Effective PN junction trigger voltage of the MPS diode. |
| V_{PN} | PN junction trigger voltage of the MPS diode. |
| V_i | Voltage drop of layer i . |
| $\Phi_{p \rightarrow k}(s; \{R_1, \dots, R_N\}, \{C_1, \dots, C_N\})$ | S-domain transfer function from node p to node k in the thermal branch of the electrothermal-coupling model. |
| $H_1 \rightarrow i(s; \{R_1 \dots R_N\}, \{C_1 \dots C_N\})$ | S-domain transfer function from node 1 to node i in a conventional RC thermal circuit. |
| $Z_i(s; \{R_1, \dots, R_N\}, \{C_1, \dots, C_N\})$ | Complex impedance at the right side of node i in a conventional RC thermal circuit. |

I. INTRODUCTION

POWER electronics technology has been widely used in high-power/harsh environments, such as automobiles, aerospace, and military industries, especially with the continuous improvement of SiC and other widebandgap power devices. In these applications, power devices are confronted with high-power extreme conditions, such as surges, avalanches, and short circuits. Under these extreme conditions, the device's self-heating power will substantially increase the junction temperature, and may lead to the damage of the device [1], [2]. In order to improve the design and reliability of power devices, it is necessary to have a good knowledge of the junction temperature changes under extreme operating conditions. Theoretically, the junction temperature can be measured directly, e.g., by estimating the infrared radiation intensity [3], [4] or the liquid crystal luminous intensity [5] on the device surface. However,

these methods require the introduction of additional substances and cannot be applied to packaged devices. Therefore, indirect measurement methods are more practical to obtain the junction temperature.

The idea of the temperature-sensitive parameters (TSPs) of the device can be used to obtain the junction temperature by electrical measurement. TSPs refer to some of the electrical parameters of the device that one-to-one correspond to its junction temperature. Palanisamy *et al.* [2], [6] established a junction temperature test bench based on this idea when studying the aging phenomenon of SiC merged PiN Schottky (MPS) diodes under repetitive surge current pulses, the junction temperature is deduced from the voltage drop of the device measured by a small test current pulse applied immediately after the turn OFF of the surge current. Although this test scheme has high accuracy, the hardware cost is relatively high.

A more convenient method is to use the RC thermal circuit model. Szekely and Bien [7] proposed the concept of the structure function in 1988 [8], [9], which can be obtained by thermal impedance measurement and then be used to establish the RC thermal circuit model. The junction temperature during the surge process is the convolution of the electrical power and the transfer function of the RC thermal circuit model. However, this method is not able to provide the voltage drop and temperature change inside the device. Moreover, the heating power is assumed to be concentrated at the chip surface, and the thermal parameters of each layer are treated as constants, which is not consistent with the physical reality. Compared with the methods above-mentioned, dynamic device numerical simulation provides the most abundant information with the lowest cost and the highest applicability [10]. However, considering the complexity of the electrothermal coupling processes, the dynamic numerical simulation usually consumes a great amount of computer time.

In order to deeply understand the behavior of the device under extreme working conditions and to keep a balance between model accuracy and calculation efficiency, this article proposes a distributed heat source electrothermal coupling junction temperature calculation model based on the conventional RC thermal circuit model (hereinafter referred to as “the electrothermal coupling model”). The rest of this article is organized as follows. Section II introduces the basic overview of the electrothermal coupling model and the corresponding theoretical basis. Section III explains the details of the model and its calculation steps. Section IV establishes the thermal and electrical characteristic models of a commercial device and uses the electrothermal coupling model to calculate its junction temperature change during the surge process. Calculation results are also compared with the actual measurement results. Finally, Section V concludes this article.

II. THEORETICAL BASIS OF THE ELECTROTHERMAL COUPLING MODEL

Fig. 1 shows the overview of the electrothermal coupling model, which contains both an electrical branch and a thermal branch. A packaged device (including the chip, the solder, and the copper plate) is divided into multiple layers from the junction to the case, and each interface between every two layers is called




Fig. 1. Overview of the electrothermal coupling model.




Fig. 2. Basic idea of temperature calculation by the electrothermal coupling model.

a “node.” Each layer is represented by a thermal resistance and a thermal capacitance in the thermal branch, and by an electrical component in the electrical branch. It should be particularly pointed out that the power source is not shown in Fig. 1, and the topological relationship between the thermal resistance and capacitance shown is only for illustration. In fact, this topological relationship will change according to the position of the heat source. This content will be discussed in Section III.

Fig. 2 demonstrates the basic idea of temperature calculation by the electrothermal coupling model. The current flowing into the electrical branch is denoted as I . All the electrical component voltages are denoted as a voltage vector $\mathbf{V} = \{V_1, V_2, \dots, V_N\}$, and all the node temperatures as a temperature vector $\mathbf{T} = \{T_1, T_2, \dots, T_N\}$, in which N is the node number. Suppose that at time instant t_0 , there is an initial temperature vector $\mathbf{T}(t_0)$, and all the parameters of the electrical and thermal branches are fixed at the values under $\mathbf{T}(t_0)$. The current $I(t_0)$ flowing into the electrical branch generates a corresponding voltage vector $\mathbf{V}(t_0)$ and the corresponding heating power vector $\mathbf{P}(t_0) = \{V_1(t_0)I(t_0), V_2(t_0)I(t_0), \dots, V_N(t_0)I(t_0)\}$. $\mathbf{P}(t_0)$ generates a temperature response vector $\mathbf{T}'(t)$ in the thermal branch. In the next short period of time $t_0 \sim t_0 + \Delta t$, assuming that the parameters of the whole model do not change, this response $\mathbf{T}'(t)$ is always applicable. At time instant $t_0 + \Delta t$, the current temperature vector $\mathbf{T}'(t_0 + \Delta t)$ is taken out and the eventual temperature vector $\mathbf{T}(t_0 + \Delta t)$ is calculated according to the internal energy conservation principle (explained in details in Section III-C). The temperature of each node is updated using the eventual temperature vector and the parameters of the electrical and the thermal branches are also updated accordingly. Then, $t_0 + \Delta t$ replaces the position of t_0 , and the above-mentioned calculation process is repeated until all the time instants are




Fig. 3. Structure details of the electrothermal coupling model with the heat source and the initial temperature of only one layer.

processed. The abovementioned algorithm decouples the electrical and thermal processes and linearizes the model by updating the parameters of the electrical branch and the thermal branch successively, which arms the electrothermal coupling model with irrelevance of history and superposition and enables the analysis method of linear system theory [11].

III. CALCULATION DETAILS OF THE ELECTROTHERMAL COUPLING MODEL

According to the discussion in Section II, since the topological relationship between the thermal resistance and the thermal capacitance changes with the position of the heat source, we can only plot the system structure diagram when only one heat source exists. Fortunately, according to the superposition principle, the temperature response of each heat source or initial temperature can be calculated separately and superimposed to obtain the total response. As shown in Fig. 3, the device is divided into N layers from the junction to the case, of which only layer p contains the heat source and the initial temperature T_p . An additional layer 0 with infinite thermal resistance and zero thermal capacitance is added to the left of layer 1 to simulate the adiabatic boundary condition on the left-hand side. The right-hand side of the layer N is directly “grounded” (temperature fixed at the ambient temperature) to simulate the constant temperature boundary condition on the right-hand side. Node numbers are represented by numbers in boxes, and the temperature of node i is represented by T_i . The heat source and the initial temperature in layer p are abstracted as two heat sources at node p . The heat source from the initial temperature only appears explicitly in the thermal branch after the Laplace transform, and its intensity is the total internal energy $C_p T_p$ stored on the thermal capacitance C_p .

As discussed in Section II, the topological relationship between the thermal resistance and capacitance in the thermal branch changes according to the position of the heat source. It comes from the physical fact that one end of an object always needs to be heated up to a higher temperature before the heat

flow can spread to the other end of this object. Therefore, the thermal capacitance is always closer to the heat source than the thermal resistance.

A. RC Thermal Circuit Transfer Function

In order to calculate the temperature response at node k under the stimulus of the heat source at node p , we first need to calculate the transfer function from node p to node k . The two heat sources in Fig. 3 are connected in parallel and can be combined into one heat source. The thermal circuits on the left- and right-hand sides of this heat source are connected in parallel and can be divided into two parts. The two split thermal circuits both have the same topology as the conventional RC thermal circuit. Therefore, the total impedance of the left and right subthermal circuits in Fig. 3 can be expressed as

$$\begin{cases} Z_L(s) = Z_1(s; \{R_{p-1}, \dots, R_1\}, \{C_{p-1}, \dots, C_1\}) \\ Z_R(s) = Z_1(s; \{R_p, \dots, R_N\}, \{C_p, \dots, C_N\}) \end{cases} \quad (1)$$

in which

$$\begin{aligned} Z_i(s) &= Z_i(s; \{R_1, \dots, R_N\}, \{C_1, \dots, C_N\}) \\ &= \frac{1}{sC_i} + \frac{1}{R_i + \frac{1}{sC_{i+1}} + \frac{1}{R_{i+1}} + \dots + \frac{1}{sC_N} + \frac{1}{R_N}} \end{aligned} \quad (2)$$

Thus, the transfer function from node p (the heat source location) to node k (the temperature response location) is

$$\begin{aligned} &\Phi_{p \rightarrow k}(s; \{R_1, \dots, R_N\}, \{C_1, \dots, C_N\}) \\ &= \begin{cases} 1 \leq k \leq p : \\ \frac{Z_R(s)}{Z_L(s) + Z_R(s)} H_{1 \rightarrow p-k+1}(s; \{R_{p-1}, \dots, R_1\}, \{C_{p-1}, \dots, C_1\}) \\ p \leq k \leq N : \\ \frac{Z_L(s)}{Z_L(s) + Z_R(s)} H_{1 \rightarrow k-p+1}(s; \{R_p, \dots, R_N\}, \{C_p, \dots, C_N\}) \end{cases} \end{aligned} \quad (3)$$

in which

$$H_{1 \rightarrow i}(s; \{R_1, \dots, R_N\}, \{C_1, \dots, C_N\}) = \frac{\prod_{k=1}^i Z_k(s)}{\prod_{k=1}^{i-1} [R_k + Z_{k+1}(s)]}. \quad (4)$$

B. Junction Temperature Calculation Steps

After the foregoing discussion, we can eventually express the junction temperature calculation steps explicitly. We have a knowledge of the following information: the electrical characteristics of each electrical component $V_i(I, T_i)$, the thermal characteristics of each thermal components $R_i(I, T_i)$ and $C_i(I, T_i)$, and the transfer function $\Phi_{p \rightarrow k}(s)$ from any node k to any node p . Assuming that we know the temperature of each node at time instant t_{n-1} as $T_1(t_{n-1}), T_2(t_{n-1}), \dots, T_N(t_{n-1})$. Then, the thermal resistance and thermal capacitance of each thermal component are

Thermal resistance: $R_1(T_1(t_{n-1})), R_2(T_2(t_{n-1})), \dots, R_N(T_N(t_{n-1})),$

Thermal capacitance: $C_1(T_1(t_{n-1})), C_2(T_2(t_{n-1})), \dots, C_N(T_N(t_{n-1})).$

Supposing the input current is $I(t_{n-1})$ at this time and assuming that there is only one heat source at node p , the heat source intensity by self heating is $P_p(t_{n-1}) = I(t_{n-1})V_p(I(t_{n-1}), T_p(t_{n-1}))$, and the heat source intensity by the initial temperature is $C_p(T_p(t_{n-1}))T_p(t_{n-1})$. At this time, the temperature response at any node k is

$$\begin{aligned} T'_{k \leftarrow p}(\tau) &= L^{-1} \left\{ \left[\frac{I(t_{n-1})V_p(I(t_{n-1}), T_p(t_{n-1}))}{s} + C_p(T_p(t_{n-1}))T_p(t_{n-1}) \right] \Phi_{p \rightarrow k}(s) \right\} \quad (5) \\ t_n &\leq \tau \leq t_{n-1}. \end{aligned}$$

Varying p from 1 to N , and setting $\tau = t_n$, the temperature response at node k at time instant t_n when all heat sources are present is

$$T'_k(t_n) = T'_{k \leftarrow 1}(t_n) + T'_{k \leftarrow 2}(t_n) + \dots + T'_{k \leftarrow N}(t_n). \quad (6)$$

Solving the equation $C_p(T_p(t_{n-1}))T'_k(t_n) = C_p(T_k(t_n))T_k(t_n)$ according to the internal energy conservation principle, the real node temperature $T_k(t_{n-1})$ can be obtained eventually. Varying k from 1 to N , all the node temperatures ($T_1(t_{n-1}), T_2(t_{n-1}), \dots, T_N(t_{n-1})$) can be obtained. We can update the electrical and thermal parameters of the system by these new temperature values, and then use these new temperatures as new initial conditions to calculate the temperature at time t_{n+1} . Such a calculation process should be repeated until the node temperatures at all time instants are calculated.

IV. CALCULATION EXAMPLE

In this section, a commercial SiC MPS diode from CREE Inc., is taken as an example (serial no. C4D05120A, hereinafter referred to as “the CREE device”), and the electrothermal coupling model is used to calculate the voltage and junction temperature changes during the surge process. The structural parameters of the CREE device are listed in Table I. We first

TABLE I
PARAMETERS OF THE CREE DIODE

| Variable | Symbol | Value | Unit | Data source |
|------------------------|-------------------|----------------------|------------------|------------------|
| Chip area | A_{chip} | 0.0299 | cm^2 | Microscope |
| Active area | A_{act} | 0.0207 | cm^2 | Microscope |
| Chip thickness | t_{chip} | 370 | μm | Microscope |
| Epitaxial doping conc. | N_{epi} | 6.7×10^{15} | cm^{-3} | By C-V [12] |
| Epitaxial thickness | t_{epi} | 11.8 | μm | By C-V [12] |
| Sub doping conc. | N_{sub} | 1.5×10^{18} | cm^{-3} | by on-resistance |
| Sub thickness | t_{sub} | 358.2 | μm | Microscope |

TABLE II
THERMAL RESISTANCE AND CAPACITANCE OF EACH LAYER OF THE CREE DIODE

| Layer name | Thermal resistance (K/W) | Thermal capacitance (J/K) |
|--------------|--------------------------|---------------------------|
| Chip | 0.31 | 8.4×10^{-4} |
| Solder | 0.69 | 0.0032 |
| Copper plate | 0.42 | 0.045 |

need to establish the thermal and electrical characteristic models of the device and then substitute the surge current data into the electrothermal coupling model to calculate the voltage and junction temperature. Finally, we will compare the difference between the calculated results and the measured ones.

A. Thermal Characteristic Models

The thermal characteristic models of each layer of the device are the dependence of the thermal resistance/capacitance on temperature. Since the geometrical shape of each layer generally keeps the same, only the relationships between the thermal conductivity/specific heat capacity and temperature should be considered. Such relationships for the chip material 4H-SiC are expressed as [13], [14]

$$\begin{cases} \kappa_{\text{SiC}}(T) = 4517 \times T^{-1.29} [\text{W}/(\text{cm} \cdot \text{K})] \\ c_{V, \text{SiC}}(T) = 5.13 - \frac{1001}{T} + \frac{3.23 \times 10^4}{T^2} [\text{J}/(\text{cm}^3 \cdot \text{K})]. \end{cases} \quad (7)$$

The thermal conductivity/specific heat capacity of the solder and the copper plate can be treated as constants [15]–[18].

According to the definition formulae of thermal resistance ($R_{\text{th}} = \frac{L}{\kappa A}$) and thermal capacitance ($C_{\text{th}} = c_V AL$), for each layer we have

$$\begin{cases} R_{\text{th}}(T) = R_{\text{th}}(300\text{K}) \frac{\kappa(300\text{K})}{\kappa(T)} \\ C_{\text{th}}(T) = \frac{c_V(T)}{c_V(300\text{K})} C_{\text{th}}(300\text{K}). \end{cases} \quad (8)$$

The abovementioned formulae relate the thermal resistance and thermal capacitance at any temperature with the ones at room temperature which can be obtained from the thermal impedance test results. The thermal impedance test is conducted on a mentor graphics power tester 1500 A according to the test standard JESD51-14 [19], and the results are given in Table II [20].

B. Electrical Characteristic Models

The electrical characteristic model of each layer of the device is the dependence of the voltage drop on temperature and current. Electrical characteristic models for four different types of electrical components should be established: the epitaxial layer,




Fig. 4. Theoretical and actual forward I - V curves of the epitaxial layer of the MPS diode.

substrate layers, solder layer, and copper layer. The substrate is a highly doped N-type semiconductor with a low minority carrier concentration, so it can be considered that it always works in unipolar conduction mode. The electron mobility is [21]

$$\mu_n = \frac{947 \times (T/300)^{-2}}{1 + (N_D/1.94 \times 10^{17})^{0.61}} [\text{cm}^2/(\text{V} \cdot \text{s})]. \quad (9)$$

Assuming that the thickness of the i th substrate layer is $t_{\text{sub},i}$, its voltage drop is

$$\begin{aligned} V_{\text{sub},i}(I, T) &= \frac{1}{q\mu_n N_{\text{sub}}} \frac{t_{\text{sub},i}}{A_{\text{chip}}} I \\ &= \frac{1 + (N_{\text{sub}}/1.94 \times 10^{17} \text{cm}^{-3})^{0.61}}{1.5 \times 10^{-16} \text{cm}^2/\Omega} \frac{t_{\text{sub},i}}{N_{\text{sub}} A_{\text{chip}}} \left(\frac{T}{300\text{K}}\right)^2 I. \end{aligned} \quad (10)$$

For the solder layer or the copper plate, according to the relationships between the resistivity of the solder/copper and temperature [22], [23], their voltage drops can be ignored in the temperature and current range we consider. Thus, the V - I characteristic function of the solder layer or the copper plate can be directly set as zero, i.e.,

$$V_{\text{solder}/\text{Cu}}(I, T) \equiv 0. \quad (11)$$

Now we discuss about the modeling of the electrical characteristics of the epitaxial layer. According to the shape of the forward I - V curves of MPS diodes [24], the blue line in Fig. 4 can be used to approximate the I - V curve of the epitaxial layer of the MPS diode. There are four parameters that completely determine the shape of the I - V curve: the turn-ON voltage V_{on} , the on-resistance in unipolar mode $R_{\text{uni,epi}}$, the on-resistance in bipolar mode $R_{\text{bi,epi}}$, and the PN junction trigger voltage $V_{\text{PN,epi}}$. With the knowledge of these four control parameters, we can use the following equation to calculate the voltage drop of the epitaxial layer from the current and temperature:

$$V_{\text{epi}}(I, T) = \begin{cases} R_{\text{uni,epi}} I + V_{\text{on}}, & 0 \leq I < \frac{V_{\text{PN,epi}} - V_{\text{on}}}{R_{\text{uni,epi}}} \\ R_{\text{bi,epi}} I + \left(1 - \frac{R_{\text{bi,epi}}}{R_{\text{uni,epi}}}\right) V_{\text{PN,epi}} \\ + \frac{R_{\text{bi,epi}}}{R_{\text{uni,epi}}} V_{\text{on}}, & I > \frac{V_{\text{PN,epi}} - V_{\text{on}}}{R_{\text{uni,epi}}}. \end{cases} \quad (12)$$

Since V_{on} and $R_{\text{uni,epi}}$ only involve the unipolar operating mode of the device, these two parameters can be directly extracted from the measured I - V characteristic curves to complete




Fig. 5. (a) Measured forward I - V curves of the CREE device. The inset is the I - V curves at high current regimes. (b) Dependence of the turn-ON voltage of the device (V_{on}), unipolar on-resistance of the epitaxial layer ($R_{\text{uni,epi}}$), unipolar on-resistance of the substrate ($R_{\text{uni,sub}}$), and unipolar total on-resistance of the device ($R_{\text{uni,dev}}$) on temperature, extracted from (a).

the modeling. Fig. 5(a) shows the measured forward I - V curves of the CREE device at different temperatures. The inset figure shows the forward I - V curves at the high current regimes. The relationship between V_{on} or $R_{\text{uni,dev}}$ and the temperature T can be extracted from the I - V curves, as shown in Fig. 5(b). It is obvious that V_{on} decreases linearly as the temperature increases, so a linear function can be used to fit the relationship between V_{on} and T (the red line) while limiting the minimum value of V_{on} to zero. Therefore, the relationship between V_{on} and T is

$$V_{\text{on}}(T) = \max \{-0.00129\text{V/K} \times T + 1.31\text{V}, 0\text{V}\}. \quad (13)$$

As for the unipolar on-resistance of the epitaxial layer ($R_{\text{uni,epi}}$), it can be extracted by subtracting the on-resistance of the substrate layer ($R_{\text{uni,sub}}$) from the total unipolar on-resistance of the device ($R_{\text{uni,dev}}$) with the parameters in Table I. Since the structure and doping concentration of the device are fixed, the unipolar on-resistance of each part only depends on the electron mobility. According to (9), the on-resistance of the device is always proportional to the square of the temperature. Therefore, a quadratic function can be used to fit the relationship between $R_{\text{uni,epi}}$ and T

$$\begin{aligned} R_{\text{uni}}(T) &= 3.08 \times 10^{-6} \Omega/\text{K}^2 \times T^2 \\ &\quad - 1.56 \times 10^{-3} \Omega/\text{K} \times T + 0.26\Omega. \end{aligned} \quad (14)$$

For real SiC MPS diodes there is a transition region on the I - V curve, shown as the orange curve in Fig. 4. It is mainly caused by the complicated structure of the P+ regions in the real SiC MPS diode [25], [26]. An MPS diode usually contains multiple P+ regions with different locations and sizes: small and large P+ cells in the active region, and a larger extension of P+ region near the junction termination. A P+ region is triggered ON when the voltage drop below it exceeds the PN junction voltage in SiC. This voltage drop is determined by the current density and the sheet resistance below this P+ region. The wider the P+ region, the lower its trigger-ON voltage. As the forward voltage bias of the device increases, the large P+ region near the junction termination triggers ON first, followed by the large P+ cells, and finally, the small P+ cells in the active region are triggered ON. Therefore, the P+ region trigger-ON process of the MPS diode is extended and blurred, which results in a transition region on the I - V curve. In order to eliminate the influence of this transition




Fig. 6. (a) Equivalent PN junction trigger voltage $V_{PN,eff,dev}$ can be extracted from the forward I - V curves of four temperatures with unobvious self-heating effect. (b) Extracted $V_{PN,eff,dev}$ and $V_{PN,eff,epi}$ of the epitaxial layer obtained by subtracting the voltage drop of the substrate part from $V_{PN,eff,dev}$.




Fig. 7. (a) Simulated I - V curves of the epitaxial layer of the CREE diode at different temperatures. The inset shows the simulation structure. (b) Unipolar and bipolar on-resistances of the epitaxial layer extracted from (a).




Fig. 8. (a) Surge test circuit diagram. (b) Half-sinusoidal forward current pulse used in surge test, with a pulse width of 10 ms.

region, we extend the unipolar part and the bipolar part of the measured I - V curve, and call the voltage value corresponding to the intersection the “equivalent PN junction trigger voltage of the epitaxial layer” $V_{PN,eff,epi}$, as the purple curve shown in Fig. 4. The abovementioned method is applied to the measured I - V curves of the CREE diode, as shown in Fig. 6(a). Due to the inevitable self-heating effect during the measurement of the I - V characteristics, which results in distortion of the I - V curves, we only select the measurement results at four temperatures (125 °C, 150 °C, 175 °C, and 200 °C) where the self-heating effect is unobvious. The extraction result is shown as the blue curve in Fig. 6(b). By subtracting the voltage drop of the substrate part from the equivalent PN junction trigger voltage of the device $V_{PN,eff,dev}$, the equivalent PN junction trigger voltage of the epitaxial layer $V_{PN,eff,epi}$ can be obtained. We can use a linear function to fit the relationship between $V_{PN,eff,epi}$ and T while limiting its minimum value to zero. The final relationship

between $V_{PN,eff,epi}$ and T is

$$V_{PN,eff,epi}(T) = \max \{-0.0147V/K \times T + 13.1V, 0V\}. \quad (15)$$

As for the modeling of the bipolar on-resistance $R_{bi,epi}$, considering that the epitaxial layer in bipolar conduction mode actually operates in a large injection situation, $R_{bi,epi}$ is very small compared with $R_{uni,epi}$. It will lead to a large error if $R_{bi,epi}$ is obtained by subtracting the substrate resistance from the total on-resistance of the device. TACD simulation is used here to help handle such a problem. A simulation structure of the epitaxial layer of the CREE diode is established, as the inset in Fig. 7(a) shows. It has a very thin substrate layer at the cathode to meet the metal contact boundary condition. The simulated I - V curves are shown in Fig. 7(a), and the extracted unipolar and bipolar on-resistances are shown in Fig. 7(b). The negative differential resistance branches on the simulated I - V curves will not appear on the measured ones because of the blurred and extended trigger-ON process of the multiple P+ regions [10]. It is obvious that at any temperature from 300 to 1200 K, $R_{bi,epi}$ keeps approximately 1/100 of $R_{uni,epi}$. Thus, $R_{bi,epi}$ has less effect on the device characteristics. For simplicity, we can set

$$R_{bi,epi}(T) = \frac{1}{100} R_{uni,epi}(T). \quad (16)$$

At this point, we have completed the electrical and thermal modeling of the entire device.

C. Junction Temperature Calculation During Surge Process

After completing the modeling of the electrical and thermal characteristics of the device, we can use the electrothermal coupling model to calculate the voltage and junction temperature during the surge process, and compare the calculation results with the measured ones. The surge current test circuit used is shown in Fig. 8(a), which consists of a dc voltage source V_{dc} , a capacitor C , an inductor L , a switch S , and the device under test DUT. A half-sinusoidal forward current pulse with a pulse width of 10 ms is used, as shown in Fig. 8(b). As the test starts, the switch S connects to point 1 and the capacitor C is charged by V_{dc} ; as the charging process is finished, S connects to point 2 and the surge current pulse is generated by the resonance of the capacitor C and the inductor L . The current peak amplitude of the current pulse can be adjusted by V_{dc} . During each test, such a current pulse is applied on the device while the device voltage and current waveforms are recorded. After each test, the device is cooled down to ensure that its temperature drops down to room temperature. The current peak amplitude of each test is increased until the failure of the device.

As for the calculation, the epitaxial layer is regarded as one layer, and the substrate is divided into five layers. The solder or the copper plate is regarded as one layer, respectively. Figs. 9–12 show the calculation results at different surge currents. Each group of figures is divided into three subfigures, which represent the voltage drop of each layer, the temperature change of each layer, and the I - V trajectory, respectively. Each figure (a) also shows the measured total voltage drop of the device (the dashed line) and each figure (c) also shows the




Fig. 9. Calculated (a) voltage drop and (b) temperature change of each layer of the CREE diode, as well as (c) the I - V trajectory when the surge current is 20 A.




Fig. 10. Calculated (a) voltage drop and (b) temperature change of each layer of the CREE diode, as well as (c) the I - V trajectory when the surge current is 40 A.




Fig. 11. Calculated (a) voltage drop and (b) temperature change of each layer of the CREE diode, as well as (c) the I - V trajectory when the surge current is 60 A.

measured I - V trajectory (the solid line). It can be seen that in each figure (a), the calculated total voltage drop curves are all close to the measured results. Detailed analyses are arranged as follows.

As shown in Fig. 9, when the surge current is 20 A, the voltage drop curves of the epitaxial layer and the total device show the shape of a single-peak curve, and the I - V trajectory shows one circle. The device works in unipolar mode during the entire surge process. The junction temperature reaches a peak value of 69 °C at 5.8 ms. Due to the low temperature at this time, the voltage drop of any substrate layer is negligible, and the voltage drop of

the epitaxial layer accounts for most of the total voltage drop of the device.

As shown in Fig. 10, when the surge current increases to 40 A, there are two obvious turning points (the first at 3.3 ms and the second at 7.5 ms) on the calculated voltage drop curves of the epitaxial layer and the total device. Between the two turning points, the device works in bipolar mode, in which the trigger voltage of the PN junction decreases as the temperature increases. Thus, the voltage drops of the epitaxial layer and the total device decrease with time. There is an obvious concave part on the epitaxial layer voltage drop curve, resulting in two circles




Fig. 12. Calculated (a) voltage drop and (b) temperature change of each layer of the CREE diode, as well as (c) the I - V trajectory when the surge current is 70 A.

on the I - V trajectory. This is the “dynamic negative resistance” phenomenon. The on-resistance of the substrate is still at a negligible level, so most of the voltage drop still comes from the epitaxial layer. The main junction temperature reaches a peak of 295 °C at 5.7 ms.

When the surge current increases to 60 A, the basic operating mode of the device is similar to that of 40 A, as shown in Fig. 11. Since the temperature of the device is higher at this time, the PN junction trigger voltage decreases more obviously with the temperature. The second circle representing the bipolar mode on the I - V trajectory also gradually becomes larger. The main junction temperature reaches a peak value of 528 °C at 5.6 ms.

When the surge current increases to 70 A, the working state of the device changes again, as shown in Fig. 12. There are four obvious turning points on the calculated voltage drop curves (the first at 1.8 ms, the second at 4.5 ms, the third at 7.4 ms, and the fourth at 8.9 ms). During 4.5–7.4 ms, the voltage drop of the epitaxial layer increases from a small value and then decreases again. During this period, the device operates at a large injection situation, and the bipolar on-resistance of the epitaxial layer increases since the carrier mobilities decrease due to high temperature. A high current density combined with an increasing on-resistance leads to an increasing voltage drop of the epitaxial layer. At the same time, the voltage drop of the substrate occupies the main part of the total voltage drop, and it increases with the increase of temperature, so the total voltage drop shows an increasing trend. The four turning points on the total voltage drop curve result in three circles on the I - V trajectory of the device, which is consistent with the measured results. The calculated main junction temperature reaches a peak value of 890 °C at 6.4 ms. However, the main junction temperature has already reached the melting point of the aluminum electrode (660 °C) at 4.8 ms, so the device fails at this time. This is consistent with the decapsulation results of the device.

Fig. 13(a) summarizes the main junction temperature curves of the CREE device calculated by the conventional RC thermal circuit model and the electrothermal coupling model during the surge process. Fig. 13(b) shows the peak temperature of the main junction extracted from Fig. 13(a). It can be seen that when the surge current is low, the results calculated by the two models are almost the same. When the surge current gradually increases, the




Fig. 13. (a) Main junction temperature change during the surge process and (b) peak junction temperature at each surge current calculated by the conventional RC thermal circuit model and the electrothermal coupling model.

temperature of each layer of the device also gradually increases, resulting in an increasing difference between the calculation results of the two models, and the conventional RC model will increasingly underestimate the device temperature. Thus, it is necessary to use the electrothermal coupling model to calculate the junction temperature change.

V. CONCLUSION

This article proposes an electrothermal coupling model suitable for calculation of the junction temperature during the surge process. The model uses an electrical branch and a thermal branch to simulate the electrical and thermal behavior of the actual device. Each component in the electrical branch takes the current flowing through itself and the temperature as input, and outputs the corresponding voltage drop. The thermal branch takes its self-heating power as input and outputs the temperature change of each node. The temperature change at each node further changes the electrical and thermal characteristics of each component at the corresponding location. This electrothermal coupling model gives out the voltage drop and temperature change of each layer of the device from the static electrical characteristics and thermal resistance/capacitance parameters of the device without the implementation of actual surge tests. Compared with the conventional RC thermal circuit model, this new model is closer to the actual situation; compared with device dynamic numerical simulation, this new model has the higher

computational efficiency. The use of this new model will greatly deepen our understanding of the behavioral characteristics of the device during the surge process and improve the efficiency of device reliability analysis and optimization.

ACKNOWLEDGMENT

The authors would like to thank the Technology Innovation and Training Center, Polytechnic Institute, Zhejiang University, Hangzhou, Zhejiang Province, China, for providing the Mentor Graphics Power Tester 1500 A thermal impedance measurement equipment, and the surge current test bench for the surge reliability test of the CREE diode. This work has not been submitted to any other conference or journal.

REFERENCES

- [1] V. Banu, M. Berthou, J. Montserrat, X. Jordà, and P. Godignon, "Impact of layout on the surge current robustness of 1.2 KV SiC diodes," in *Proc. Int. Semicond. Conf.*, 2017, pp. 147–150.
- [2] S. Palanisamy, G. V. Yoganath, G. Zeng, J. Lutz, J. Kowalsky, and T. Basler, "Temperature determination of SiC MPS diodes during surge current event with measurement and simulation," in *Proc. 21st Eur. Conf. Power Electron. Appl.*, 2019, pp. P.1–P.9.
- [3] D. Griffin, "Infrared techniques for measuring temperature and related phenomena of microcircuits," *Appl. Opt.*, vol. 7, no. 9, pp. 1749–1756, 1968.
- [4] D. J. Brenner, *A Technique for Measuring the Surface Temperature of Transistors by Means of Fluorescent Phosphor*. Washington, DC, USA: US Government Printing Office, 1971.
- [5] M. Lauriente and J. Ferguson, "Liquid crystals plot the hot spots," *Electron. Des.*, vol. 19, pp. 71–79, 1967.
- [6] S. Palanisamy, J. Kowalsky, J. Lutz, T. Basler, R. Rupp, and J. Moazzami-Fallah, "Repetitive surge current test of SiC MPS diode with load in bipolar regime," in *Proc. IEEE 30th Int. Symp. Power Semicond. Devices ICs*, 2018, pp. 367–370.
- [7] V. Székely and T. Van Bien, "Fine structure of heat flow path in semiconductor devices: A measurement and identification method," *Solid-State Electron.*, vol. 31, no. 9, pp. 1363–1368, 1988.
- [8] S. Bougezzi, M. Ayadi, and M. Ghariani, "Developing a simple analytical thermal model for discrete semiconductor in operating condition," *Appl. Thermal Eng.*, vol. 100, pp. 155–169, 2016.
- [9] M. Janicki, J. Banaszczyk, G. De Mey, M. Kaminski, B. Vermeersch, and A. Napieralski, "Application of structure functions for the investigation of forced air cooling," in *Proc. 13th Int. Workshop Thermal Investigation ICs Syst.*, 2007, pp. 2–5.
- [10] S. Palanisamy, S. Fichtner, J. Lutz, T. Basler, and R. Rupp, "Various structures of 1200v SiC MPS diode models and their simulated surge current behavior in comparison to measurement," in *Proc. 28th Int. Symp. Power Semicond. Devices ICs*, 2016, pp. 235–238.
- [11] A. V. Oppenheim *et al.*, *Signals and Systems*. London, U.K.: Pearson, 1997.
- [12] J. Wu, N. Ren, and K. Sheng, "A new algorithm based on cv characteristics to extract the epitaxy layer parameters for power devices with the consideration of termination," *Chin. Phys. B*, vol. 30, no. 4, 2021, Art. no. 048505.
- [13] R. Joshi, P. Neudeck, and C. Fazi, "Analysis of the temperature dependent thermal conductivity of silicon carbide for high temperature applications," *J. Appl. Phys.*, vol. 88, no. 1, pp. 265–269, 2000.
- [14] L. Hitova, R. Yakimova, E. Trifonova, A. Lenchev, and E. Janzén, "Heat capacity of 4h-SiC determined by differential scanning calorimetry," *J. Electrochem. Soc.*, vol. 147, no. 9, 2000, Art. no. 3546.
- [15] H. Touloukian, "Powell and klemens," TPRC data series, 1970. [Online]. Available: <http://www.dtic.mil/dtic/tr/fulltext/u2/a951935.pdf>
- [16] A. M. Prokhorov *et al.*, *Great Soviet Encyclopedia, (Moscow 1976) in English Translation*. 3rd ed. New York, NY, USA: Macmillan Inc., 1980.
- [17] J. G. Hust and A. B. Lankford, "Thermal conductivity of aluminum, copper, iron, and tungsten for temperatures from 1 k to the melting point," National Bureau of Standards, Boulder, CO, USA, Chemical Engineering, Tech. Rep. NBSIR 84-3007, 1984.
- [18] J. J. Valencia and P. N. Quested, "Thermophysical properties," ASM Int. Handbook Committee, Tech. Rep., 2013.
- [19] *JEDEC Standard for Transient Dual Interface Test Method for the Measurement of the Thermal Resistance Junction to Case of Semiconductor Devices With Heat Flow Through A Single Path*, JESD 51-14, JEDEC Standard, J.S.S.T. Association ed. Arlington, VA, USA: International Organization for Standardization, 2010. [Online]. Available: <https://www.jedec.org/standards-documents/docs/jesd51-14-0>
- [20] J. Wu, N. Ren, Q. Guo, and K. Sheng, "A comparative study of silicon carbide merged PiN Schottky diodes with electrical-thermal coupled considerations," *Materials*, vol. 13, no. 11, 2020, Art. no. 2669.
- [21] X. Li *et al.*, "On the temperature coefficient of 4h-SiC BJT current gain," *Solid-State Electron.*, vol. 47, no. 2, pp. 233–239, 2003.
- [22] R. A. Matula, "Electrical resistivity of copper, gold, palladium, and silver," *J. Phys. Chem. Reference Data*, vol. 8, no. 4, pp. 1147–1298, 1979.
- [23] L. Weiner, P. Chiotti, and H. A. Wilhelm, "Temperature dependence of electrical resistivity of metals," Ames Lab., Iowa State Univ., Atanasoff Hall, IA, USA, Tech. Rep., 1952.
- [24] J. Wu, N. Ren, H. Wang, and K. Sheng, "1.2-kv 4h-SiC merged PiN Schottky diode with improved surge current capability," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 3, pp. 1496–1504, Sep. 2019.
- [25] J. Lutz, H. Schlangenotto, U. Scheuermann, and R. De Doncker, *Semiconductor Power Devices - Physics, Characteristics, Reliability*. Berlin, Germany: Springer, 2018.
- [26] R. Rupp, R. Gerlach, and A. Kabakow, "Current distribution in the various functional areas of a 600V SiC MPS diode in forward operation," in *Materials Science Forum*. vol. 717. Trans. Tech. Pub., 2012, pp. 929–932.