

Chip-Level Electrothermal Stress Calculation Method of High-Power IGBT Modules in System-Level Simulation

Jianpeng Wang , *Student Member, IEEE*, Wenjie Chen , *Senior Member, IEEE*, Yuwei Wu, *Student Member, IEEE*, Jin Zhang , *Student Member, IEEE*, Laili Wang , *Senior Member, IEEE*, and Jinjun Liu , *Fellow, IEEE*

Abstract—Although with good robustness, insulated gate bipolar transistor (IGBT) modules suffer from catastrophic failures due to excessive electrothermal stress in field use. In view of the coupled and multitime-scale electrothermal dynamics of IGBT modules, the conventional simulation methods are difficult to calculate the stresses accurately and efficiently. Therefore, this article proposes an artificial neural network (ANN) based method to calculate the chip-level stress of IGBT modules in system-level circuit simulation. The first contribution in this article is that the research focus goes from the entire device to chips within the device. Correspondingly, the uneven dynamic current and thermal coupling effects among chips are fully considered based on the established uneven power loss and three-dimensional (3-D) thermal models. The second one is to solve the contradiction between simulation efficiency and accuracy in multitime-scale operation analysis through the joint application of IGBT physical model and ANN. The third one is to propose the complete chip-level stresses calculation and automated modeling processes, based on multisoftware cosimulation. An inverter experimental prototype was established to verify the accuracy of the proposed calculation method. The comparison results show that the method can accurately describe the transient junction temperature, overcurrent and overvoltage stresses, thus providing an effective support for the safety design of converters.

Index Terms—Artificial neural network (ANN), finite-element method (FEM), insulated gate bipolar transistor (IGBT), thermal model.

I. INTRODUCTION

AS THE power rating of power electronic systems (PES) increases, power semiconductor devices suffer more serious overstress risk. The excessive electrical and thermal stress on chips within the device will cause the catastrophic failure for the PES, which should be strictly prohibited [1], [2]. Therefore,

Manuscript received October 27, 2021; revised January 22, 2022; accepted March 18, 2022. Date of publication March 29, 2022; date of current version May 23, 2022. This work was supported by the National Key Research and Development Program of China under Grant 2019YFE0122800. Recommended for publication by Associate Editor M. Shen. (*Corresponding author: Laili Wang.*)

The authors are with the State Key Laboratory of Electrical Insulation and Power Equipment, Xi'an Jiaotong University, Xi'an 710049, China (e-mail: wangjackmvp@stu.xjtu.edu.cn; cwj@mail.xjtu.edu.cn; wywei99552017@stu.xjtu.edu.cn; z062626@stu.xjtu.edu.cn; llwang@mail.xjtu.edu.cn; jjliu@mail.xjtu.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2022.3163199>.

Digital Object Identifier 10.1109/TPEL.2022.3163199

PES engineers tend to obtain the accurate electrothermal stress of chips as detailed as possible in the design stage, for the targeted device selection and protection circuit design. However, the conventional commercial circuit simulation software is difficult to achieve both efficient and accurate device stress calculation. Taking insulated gate bipolar transistor (IGBT) as an example, common circuit simulation software was investigated, as shown in Fig. 1. To the best of our knowledge, there are three types of IGBT model in commercial software: physical model refers to analytical model based on semiconductor physics, behavioral model without considering the physical mechanism of devices, and look-up table model.

For physical models, the most widely used one is undoubtedly Hefner model [3]–[5], which is the first complete one-dimensional (1-D) analytical, charge-controlled model suitable for circuit simulator implementation [6]. The analog circuit representation of Hefner model is shown as Fig. 1(a), where the nonlinear capacitances and non-quasi-static effects are fully considered. Therefore, the model can accurately describe the switching transient of device and has been integrated in Saber [7]. Besides, Kuang Sheng model and Kraus model are also accurate and mature ones [8], [9]. The latter has been implemented by Spice language and supported by Infineon Technologies according to the device characteristics [10], as shown in Fig. 1(b). For behavioral models, integrated hierarchical behavioral model, including average and dynamic models [11], was applied by ANSYS Simplorer to meet the needs of different simulation scenarios, as shown in Fig. 1(c). Another method is to simply model IGBT as a MOSFET-driven transistor, as shown in Fig. 1(d). The method was implemented in Simulink/Simscape as N-channel IGBT model to achieve a simplified and faster device simulation [12]. Further, PSIM/DSIM optimized this method by the combination of the discrete-state event-driven approach and the piecewise analytical transient (PAT) model, attaining awesome simulation efficiency especially in megawatt PES [13], [14]. For the look-up table model, the energy loss of IGBT device under certain conditions is stored in a table and called in the electrothermal simulation, as shown in Fig. 1(e). The model was applied in PLECS to implement fast power loss and thermal simulation [15].

The above models need to be comprehensively evaluated in terms of simulation effect and simulation speed, as illustrated

TABLE I
COMMERCIAL CIRCUIT SIMULATION SOFTWARE INVESTIGATION

| Software | IGBT Models | Types | Simulation effect | | Simulation speed |
|-------------------|---|---------------|---------------------|------------------|------------------|
| | | | Switching transient | Thermal behavior | |
| LTspice | | | | ★ | ★ |
| Pspice | Spice model supported by manufacturers | Physics | ★★★★ | ★ | ★ |
| SIMetrix/SIMPLIS | | | | ★ | ★★ |
| Simplorer | Integrated average/ dynamic model | Behavioral | ★★★ | ★★ | ★★ |
| Saber | Integrated Hefner model | Physics | ★★★★ | ★★ | ★★ |
| PSIM/DSIM | Ideal model/ Piecewise analytical transient model | Behavioral | ★★ | ★★★★ | ★★★★ |
| PLECS | Ideal model | Look-up table | × | ★★★★ | ★★★★ |
| Simulink/Simscape | Ideal model/ N-Channel IGBT model | Behavioral | ★★ | ★★★ | ★★★ |

★★★★— Excellent ★★★— Good

★★— General ★— Poor

×— None

★★★★— Excellent ★★★— Good ★★— General ★— Poor ×— None




Fig. 1. Common IGBT model in commercial software. (a) Hefner model in Saber. (b) Kraus model in PSpice. (c) Average (left) and dynamic (right) behavioral models in Simplorer. (d) Simple behavioral model in Simscape and DSIM. (e) Look-up table in PLECS.

in Table I. Physical models undoubtedly have the best simulation effect under different dynamic switching conditions. However, fine simulation steps and complicated physical equations

seriously reduce simulation efficiency, especially in the PES with numerous devices combination. In contrast, behavioral models simplify nonlinear equations based on curve-fitting methods rather than on device physics [6], which means the model has better simulation efficiency and convergence, but cannot maintain high calculation accuracy under various operation conditions. For example, the calculation accuracy of turn-ON and turn-OFF loss of PAT model under condition A (3000 V, 450 A) can reach 99.98% and 99.35%, respectively, whereas under condition B (3000 V, 200 A) can achieve only 66.63% and 80.42% [13]. In addition, since the time constant of the thermal behavior inside power device is normally up to several seconds under cooling system [16], look-up table model, combined with ideal device model ignoring switching transients, is proposed to attain long-term power loss and thermal simulation with higher speed [17], [18].

In addition to the IGBT device model, the thermal model also greatly affects the simulation accuracy and speed. Finite-element method (FEM) solving 3-D differential heat flow equation can accurately obtain the temperature distribution inside the device, but with massive calculation and limited time span [16]. By contrast, conventional 1-D RC lumped models are efficient and easily implemented in a circuit simulator with a relatively high simulation speed. However, ignoring thermal coupling effects might result in the underestimate of junction temperature prediction in multichip power modules [19]. The 3-D RC lumped models achieve a good compromise between the above two models, whereas the problem that limits its application is the complicated modeling process, including a large number of repeated data extraction and fitting [20], [21].

From the above analysis, it can be seen that the essence of current method solving the contradiction between simulation effect and efficiency is to sacrifice part of simulation accuracy in exchange for efficiency. However, the impact of reduced simulation accuracy of electrothermal stress on the safety design of PES is questionable. In addition to the common models in commercial software, other electrothermal models, such as models considering parallel device current sharing [22], [23], device rating information [24], and multitime-scale thermal behaviors [25], [26], were proposed. But these models also cannot

reach the simulation accuracy of physical models, especially in terms of switching transient simulation. The article attempts to introduce the simulation accuracy of physical models into the system-level PES simulation with the aid of artificial neural networks (ANNs). In order to further apply this method to high-power multichip IGBT modules, this article has made the following contributions compared with the previous research [27].

- 1) **Object:** The research focus of this article goes further from the entire device to chips within the device, thus taking into account the effects of uneven dynamic current and thermal coupling.
- 2) **Accuracy:** The article applied the advanced IGBT physical model, which is lumped-charge IGBT model instead of Hefner model in [27]. Compared with the latter one, the model is with better accuracy and convergence in high power IGBT module simulation, due to its more accurate description on the carrier distribution.
- 3) **Modeling efficiency:** The article proposed an optimization training algorithm, which can greatly reduce the amount of data required for the training of ANNs, thus improving the modeling efficiency of ANNs.
- 4) **Applicability:** The core calculation processes of the proposed method were implemented automatically, including the optimization training algorithm of ANNs and parameters extraction of 3-D RC lumped models. The custom simulation-automation flow solves the limitation of complicated modeling of 3-D RC thermal models, improving the applicability of method.

The rest of this article is organized as follows. Section II introduces the IGBT electrical model from IGBT module to single chip, including the physical model for the entire IGBT module and the uneven dynamic current and switching loss ratio model for single chip. Section III describes the 3-D transient thermal model for the accurate junction temperature calculation of single chip. Section IV describes the modeling and training processes of ANN-based IGBT switching transient model. Based on the research works of previous chapters, Section V introduces the complete electrothermal stress calculation process from system to module to chip. The verification and application are also described in this chapter. Finally, Section VI concludes this article.

II. ELECTRICAL MODEL FROM IGBT MODULE TO CHIP

A. Introduction to the High-Power IGBT Module

To increase the power level of power electronic devices, IGBT modules are required to use more chips in parallel to improve the current capacity. To illustrate the application of the proposed method on high-power modules, this article focuses on the device rated 225 A and 1.2 kV. The device is a half-bridge IGBT module, which consists of six IGBT chips and six diode chips. Each arm is composed of three IGBT chips and three diode chips connected in parallel, as shown in Fig. 2(a). Thus, the electrothermal behavior of each chip is significantly different due to the asymmetric distribution of parasitic parameters shown in Fig. 2(b), increasing the overstress risk of single chip. The




Fig. 2. Researched IGBT module. (a) Layout. (b) Parasitic parameters. (c) Cross section. (d) IGBT chip structure.

detailed cross section is shown in Fig. 2(c), where DCB refers to direct copper bonding substrate. In practical applications, the module is mechanically fixed on the heat sink to enhance heat dissipation efficiency. Between the heat sink and IGBT module, the thermal interface material such as thermal grease is used to reduce contact thermal resistance. It can be seen that there are thermal cross-coupling effects due to the partial overlap of the heat conduction paths between different chips inside the module. The IGBT chip is the trench field-stop (FS) structure, as shown in Fig. 2(d), where the FS layer can effectively reduce the thickness of the chip, and the trench gate enables a more pronounced carrier storage effect in N-region [28].

B. Physical Model for the IGBT Module

In this section, the researched IGBT module is considered as a whole, thus ignoring the uneven switching transient among the three parallel chips of one bridge arm. The lumped-charge IGBT model is applied to describe the dynamic behavior at switching transient, replacing the Hefner model in the previous research [27]. Compared with other physical models, the lumped-charge model does not need to solve the ambipolar diffusion equation in the drift region, so the complexity of the model is greatly reduced [29], [30]. The basic modeling process is introduced in Appendix A. Besides, the detailed part of the model referred to other references is not introduced in the article, including the extraction method of the model parameters [28], [31], [32], the




Fig. 3. Switching transient waveforms (left: turn OFF transient, right: turn ON) at (a) $V_{dc} = 600$ V, $I = 125$ A, $T_j = 20$ °C, $R_g = 2.5$ Ω; (b) $V_{dc} = 600$ V, $I = 125$ A, $T_j = 125$ °C, $R_g = 2.5$ Ω; and (c) $V_{dc} = 600$ V, $I = 80$ A $T_j = 20$ °C, $R_g = 5$ Ω.

temperature dependence of the model [3], [29], and the physical model of freewheeling diode [33], [34].

To verify the accuracy of the model, a series of double pulse tests (DPTs) under different load currents I , bus voltages V_{dc} , junction temperatures T_j , and gate resistances R_g are carried out. The test platform consists of power sources, measurement probes, signal generator, heating plate, and passive components. The turn-ON and turn-OFF IGBT collector current and collector-emitter voltage transient waveforms under three different test conditions are shown in Fig. 3, where the only processing was the smoothing on the original test data besides the necessary time calibration between the test and simulation data. It can be seen that the simulation waveforms are in good agreement with the experimental ones. Moreover, the results of extracted switching parameters in DPTs are shown in Fig. 4, where the switching loss includes turn-ON loss E_{on} , turn-OFF loss E_{off} , total switching loss E_{tot} and switching time includes rise time t_r and fall time t_f . V_{max} and I_{max} are the maximum voltage and current stresses on the device, respectively. It can be concluded that the model has high accuracy under different switching conditions with the maximum error of switching loss and time less than 10%. The

comparison results verified the established lumped-charge IGBT model has a wide range of applicability in switching transient simulation.

C. Uneven Dynamic Current and Switching Loss Ratio Model for Single Chip

In the multichip IGBT module, the dynamic current sharing among parallel chips is quite uneven due to the asymmetric layout, as discussed in [35]–[38]. Fig. 5 shows the dynamic current of each IGBT chip measured by the Rogowski coil rated at 120 A under DPTs. It can be seen that among all switching processes, the uneven turn-ON losses of low-side chips are the most severe, which cannot be ignored at high-frequency inverter applications. Therefore, the model proposed in this section is for the low-side chips.

When the low-side chips turn ON, the current direction is shown as Fig. 6(a), considering the mutual inductances among different commutation loops. After detailed circuit analysis in our previous research [39], the mutual inductances can be decoupled, as shown in Fig. 6(b). The final calculation result is given as

$$\mathbf{I}_{REF} = \left(U_{GO} - U_{th} - \sqrt{\frac{I_C}{12\beta}} \right) \left(\frac{\sqrt{3}}{2\sqrt{\beta I_C}} \mathbf{E} + \mathbf{F} \right)^{-1} \mathbf{I} \quad (1)$$

where

$$\mathbf{F} = \begin{bmatrix} L_W/t_r - L_{EQC2}/t_r & -L_{EQC2}/t_r \\ 0 & (L_{EQC1} + L_W)/t_r \\ 0 & L_{EQC1}/t_r \end{bmatrix}$$

$$L_{EQC2} = L_{C2} - (M_{C2-2} + M_{C2-1})/2, \quad L_{EQC1} = L_{C1} - (M_{C1-2} + M_{C1-1})/2, \quad \text{and} \quad L_{EQC} = L_C - (M_{C-2} + M_{C-1})/2.$$

$$\mathbf{I}_{REF} = [I_{REF-4}, I_{REF-5}, I_{REF-6}]^T.$$

Therefore, the ratio of turn-ON loss for each chip at low side on the total turn-ON loss can be approximately expressed as

$$n_k = \frac{\int_{t_1}^{t_2} i_k(t) \times U_{CE}(t) dt}{\sum_{k=4}^6 \int_{t_1}^{t_2} i_k(t) \times U_{CE}(t) dt} \approx \frac{I_{REF_k}}{\sum_{k=4}^6 I_{REF_k}}. \quad (2)$$

The detailed derivation process and verification of the model can refer to the previous research [39], where the comparison results between the proposed analytical model and DPTs verify the accuracy of the model under various operation conditions.

III. 3-D TRANSIENT THERMAL MODEL FOR SINGLE CHIP

In this section, a 3-D thermal model based on Foster networks is established for single chip. The superiority of 3-D thermal model is that it considers the thermal coupling effects among chips, compared with the traditional 1-D one. For the considered chip, the temperature rise introduced by the adjacent chip needs to be also calculated besides itself. To improve the feasible of 3-D thermal model in practical engineering, the model was innovatively simplified in terms of calculation and modeling processes, respectively.




Fig. 4. Results of extracted switching parameters in DPTs: (a) switching loss, (b) switching time, and (c) voltage/current stresses.

A. Simplification in Calculation

The order of RC network for the thermal model is important to the calculation accuracy and efficiency, which is generally set to four. In order to set the order reasonably, an FEM model is built in COMSOL to study the transient thermal behavior of considered IGBT module, as shown in Fig. 7(a). The step size is set to ten times per decade of frequency under the logarithmic definition method. Besides, the boundary condition is set to convective heat transfer coefficient (htc) of $3000 \text{ W}/(\text{m}^2 \cdot ^\circ\text{C})$, to simulate the cooling performance of water-cooled heatsink. Applying 100 W step power loss on chip T_1 , the temperature of chips T_1 and D_1 at each time step, T_{j-1} and T_{j-2} are extracted and shown in Fig. 7(b). The transient thermal impedances are defined as

$$Z_{\text{th},m} = \frac{T_{j-m} - T_a}{P_m} \quad (3)$$

$$Z_{\text{th},n} = \frac{T_{j-n} - T_a}{P_m} \quad (4)$$

where $Z_{\text{th},m}$, T_{j-m} , and P_m are the self-transient thermal impedance, junction temperature, and step power loss of m th chip, respectively. $Z_{\text{th},n}$ is the mutual-transient thermal impedance, which represents the thermal impact of P_m on n th chip. T_a is the ambient temperature. According to the definition, the transient thermal impedances $Z_{\text{th}11}$ and $Z_{\text{th}12}$ are obtained and fitted by n th-order Foster network, as shown in Fig. 7(c). According to the root-mean-squared error (RMSE) of fitting results in Fig. 7(d), for the self-transient thermal impedance, the higher order can describe the more detailed thermal characteristics of multilayer structure shown in Fig. 2(c), thus increasing the fitting accuracy. As for the mutual-transient thermal impedance, the increase of the order has a limited impact in accuracy. Therefore, the optimal fitting orders of the self-transient and mutual-transient thermal impedances are four and one, respectively, considering both simulation accuracy and efficiency. The conclusion applies to most IGBT power modules with multilayer structure.

By the proposed theory, the total order of RC networks for the considered IGBT module is 180, including 48 of 12 sets of




Fig. 5. Measured switching waveforms and energy losses of (a) high-side parallel chips and (b) low-side parallel chips.




Fig. 6. Equivalent circuit diagrams at turn-ON transient of low-side parallel chips: (a) circuit considering mutual inductances and (b) decoupled circuit.




Fig. 7. Research on the transient thermal behavior of IGBT modules. (a) Transient FEM thermal model. (b) Transient temperature of chips. (c) Transient thermal impedance under different fitting orders. (d) RMSE of transient thermal impedance fitting results under different fitting orders.




Fig. 8. Automated parameters extraction process for 3-D thermal model.

$Z_{thm,m}$ and 132 of 132 sets of $Z_{thm,n}$, which is much smaller than the 576 by the traditional theory (four orders for both each $Z_{thm,m}$ and $Z_{thm,n}$). Thus, the calculation efficiency of 3-D thermal model is significantly increased. After discretization, the complete calculation process of junction temperature for each chip inside IGBT modules is shown in Appendix B.

B. Simplification in Modeling

Although with better performance compared with 1-D thermal model, the modeling process of 3-D thermal model is too cumbersome especially for the power model with a large amount of chips. For the considered IGBT module with six IGBT chips and six diode chips, 12 transient thermal simulations in FEM software need to be performed first. Then, 144 fitting process with nonlinear least squares method on the simulation results need to be performed in MATLAB. Finally, 180 sets of thermal resistance and capacity of foster networks need to be extracted. To replace repetitive manual operations, an automatic parameters extraction process based on MATLAB-COMSOL cosimulation is proposed, as shown in Fig. 8. Before the extraction process starts, the corresponding settings need to be made in COMSOL in advance, including material parameters, boundary conditions, domain probes for chip temperatures, and so on. The realization of the automatic extraction process is to call COMSOL cyclically by MATLAB script, e.g., function “mphopen” for model opening and “mphglobal” for results extraction. Besides, the boundary of fitting parameters needs to be preset in the script to ensure good fitting results.

C. Model Verification

A transient FEM thermal model is performed to verify the accuracy of the proposed 3-D Foster network-based thermal model. The boundary condition settings of the two models are the same, which are $10\,000\text{ W}/(\text{m}^2 \cdot ^\circ\text{C})$, and the power losses applied




Fig. 9. Model verification of the proposed 3-D thermal model. (a) Power losses applied on each chip. (b) Simulation results of transient FEM thermal model. (c) Comparison results between the transient FEM thermal model (solid line) and the proposed model (dotted line). (d) Errors between the two models.

on each chip are shown in Fig. 9(a). The simulation results of transient FEM model are shown as Fig. 9(b), and it had to take 100 min execution time to simulate the 1 s transient temperature. By contrast, the simulation result of the proposed 3-D thermal model implemented by MATLAB is shown in Fig. 9(c) with the calculation time less than 10 s. Further, the error of the proposed model, compared with FEM model, is shown in Fig. 9(d). The comparison results show that the proposed 3-D thermal model can achieve the accuracy close to that of the FEM thermal model in the calculation of transient junction temperature, with a great increase in calculation efficiency.

IV. ANN-BASED IGBT SWITCHING TRANSIENT MODEL

A. Model Description

An ANN-based IGBT switching transient model is proposed to avoid excessive calculation for IGBT physical model in system-level simulation. Once the accurate mapping relationship between switching transient parameters and system parameters is established with the aid of ANN, the simulation software does not need to reduce the step size to solve the complex physical equations at each switching transient, thus greatly improving the simulation efficiency.

Since the main function of ANN is data fitting, a two-layer feedforward network with sigmoid hidden neurons and linear output neurons was used in this article, which can fit multidimensional mapping problems arbitrarily well given consistent data and enough neurons in its hidden layer. In detail, the structure




Fig. 10. Established ANN model. (a) Structure. (b) Parameter illustration.




Fig. 11. Automated data extraction process for the training of ANN.

of ANN is shown as Fig. 10(a), including input layer, hidden layer, and output layer. The number of sigmoid hidden neurons is set to 10. The feature illustration is shown as Fig. 10(b). For input layer, features are derived from system simulation, including the circuit constant loop parasitic inductance L_C and R_g , electrical variables I_C and V_{dc} , thermal variables T_j , and junction temperature of diode T_d . For output layer, features include the switching loss, maximum voltage and current stress, and rise time t_r for the calculation of (1). The lumped-charge IGBT model established in PSpice is applied as the data source for the ANN, and its accuracy has been verified in Section II. However, independent PSpice model is not suitable for the extensive data acquisition since the simulation waveform cannot be converted into the desired features automatically. In order to improve modeling efficiency, a MATLAB-PSpice cosimulation script is established, as shown in Fig. 11. Once operation condition range (e.g., V_{dc} from 200 to 800 V, once per 100 V) is determined, the script will automatically modify operation parameter in the SPICE netlist (e.g., IGBT_dynamic.cir) of switching transient simulation before each simulation. Then, the




Fig. 12. Typical training performance with (a) 100 sets of data and (b) 700 sets of data.

netlist is run by the command prompt of PSpice (psp_cmd.exe). When the simulation ends, the current and voltage of devices are automatically exported and generated as a data file (e.g., IGBT_dynamic.dat). Finally, the data file is read by MATLAB script for the calculation of the switching characteristics. The established batch calculation script can realize automatic data acquisition under unsupervised situation.

B. Optimization Training Algorithm for ANN

The purpose of the optimization algorithm is to reduce the dataset size of ANN training to improve the modeling efficiency. Fig. 12 shows the typical training performance with different sets of data size. The increase in dataset will undoubtedly improve the prediction accuracy of the ANN model, but the calculation cost increases sharply since it takes dozens of seconds to obtain a set of data, including the time of physical model running and simulation data processing. On the contrary, the risk of overfitting for ANN will increase when the size of datasets is small, as shown in Fig. 12.

In the process of ANN modeling, the dataset acquisition and ANN training are both implemented based on MATLAB script, providing the ability of real-time training during the data acquisition process. Therefore, an optimization training algorithm for ANN is proposed, as shown in Fig. 13. When the operation condition range is determined, 100 sets of data are generated randomly. During the training process, K -fold cross-validation ($K = 10$) is applied to evaluate the performance of the ANN under the current dataset size. The dataset is randomly divided into K parts, ($K-1$) part is selected as the training set, and the remaining one part is used as the test set. The cross-validation is repeated K times, and the average of the accuracy is taken to evaluate the applicability of the current size of dataset, based on the following formulas:

$$\frac{MSE_{test}(i) - MSE_{train}(i)}{MSE_{test}(i)} < 0.1 \quad (5)$$

$$\frac{MSE_{test}(i) - MSE_{test}(i-1)}{MSE_{test}(i)} < 0.1 \quad (6)$$

where MSE_{test} and MSE_{train} are the average mean squared error (MSE) of test and train data in K -fold cross-validation, respectively. Formula (5) requires that the gap between the training error and the test error is small enough to ensure that the model




Fig. 13. Optimization training algorithm for ANN.

has sufficient generalization ability. Formula (6) requires that the increase in dataset size will not bring significant improvement on the accuracy of ANN. In the training process, the dataset size will continue to increase until the above formulas are both satisfied.

As a result, Fig. 14 shows the trend of MSE during the training process. When the size of the dataset is small at the beginning of training, MSE_{test} is significantly larger than MSE_{train} , illustrating that the generalization ability of ANN is poor. As the size of the dataset increases, MSE_{test} gradually decreases to approximately the same as MSE_{train} . According to Fig. 14, the final optimized size of dataset was 400, and the final MSEs of test data for switching loss (MSE_{sw}), maximum voltage and current stresses (MSE_{iv}), and rise time (MSE_t) were 0.17, 75, 1.8, respectively. The relative error can be approximately calculated by the following formula:

$$E_{sw} = \frac{\sqrt{MSE_{sw}}}{AVE_{sw}} = \frac{0.41 mJ}{34.64 mJ} \times 100\% = 1.184\% \quad (7)$$

$$E_{iv} = \frac{\sqrt{MSE_{iv}}}{AVE_{iv}} = \frac{8.67}{872} \times 100\% = 0.994\% \quad (8)$$

$$E_t = \frac{\sqrt{MSE_t}}{AVE_t} = \frac{1.34 ns}{124 ns} \times 100\% = 1.081\% \quad (9)$$

where AVE_{sw} , AVE_{iv} , and AVE_t are the average norm of switching losses, maximum voltage and current stresses, and rise time in the test dataset, respectively. It can be seen that the relative errors between the prediction of ANN and the actual value are close to 1%, which can verify that the trained ANN has quite high accuracy. Correspondingly, the proposed optimization training algorithm can achieve a good tradeoff between accuracy




Fig. 14. Trend of MSE during the training process as the data size increases.

and efficiency for the modeling of ANN-based IGBT switching transient model.

Finally, the trained ANN model is implemented in Simulink, in form of diagram generated by MATLAB Neural Net Fitting Toolbox. In the proposed stress calculation method, the ANN model is used for the accurate and efficient description on the switching characteristic of the IGBT module, which will be introduced in detail in Section V.

V. ELECTROTHERMAL STRESS CALCULATION METHOD: FROM SYSTEM TO MODULE TO CHIP

A. Introduction

The electrothermal stress calculation method is implemented in Simulink, as shown in Fig. 15, also with the aid of other software as PSpice, ANSYS Q3D, and COMSOL.

In system-level simulation, the built-in ideal IGBT model in Simulink is applied by flexible control and modulation strategies. Besides, the electrical and thermal variables at each simulation step are transferred to the subsystem describing module and chip-level device behaviors, together with the set constants. In detail, the set constants include T_a , R_g , and L_C . The electrical variables include I_C , V_{dc} , and S . S is the flag indicating the operation status of the IGBT device, which is determined by the direction of I_C [shown in Fig. 10(a)] and the gate signals. The illustration of S is presented in Table II, where G^l and G^{l-1} are the




Fig. 15. Complete electrothermal stress calculation process.

TABLE II
DETERMINATION RULES OF FLAG

| I_C | G^l | G^{l-1} | S | Description |
|----------|-------|-----------|-----|---|
| ≥ 0 | 1 | 0 | 1 | High-side IGBT chips turn on Low-side diode chips turn off |
| | 1 | 1 | 2 | High-side IGBT chips conduct |
| | 0 | 1 | 3 | High-side IGBT chips turn off Low-side diode chips turn on |
| | 0 | 0 | 4 | Low-side diode chips conduct |
| < 0 | 1 | 0 | 5 | Low-side IGBT chips turn off High-side diode chips turn on |
| | 1 | 1 | 6 | High-side diode chips conduct |
| | 0 | 1 | 7 | Low-side IGBT chips turn on High-side diode chips turn off |
| | 0 | 0 | 8 | Low-side IGBT chips conduct |

gate signals of high-side chips at current (l th) and previous time steps, respectively. The thermal variables include the average temperature of parallel chips at each bridge, which are

$$T_j^l = \frac{T_{j,1}^l + T_{j,3}^l + T_{j,5}^l}{3} \text{ OR } \frac{T_{j,8}^l + T_{j,10}^l + T_{j,12}^l}{3} \quad (10)$$

$$T_d^l = \frac{T_{j,2}^l + T_{j,4}^l + T_{j,6}^l}{3} \text{ OR } \frac{T_{j,7}^l + T_{j,9}^l + T_{j,11}^l}{3} \quad (11)$$

where $T_{j,1}^l, T_{j,3}^l, T_{j,5}^l$ are the junction temperatures of high-side IGBT chips; $T_{j,8}^l, T_{j,10}^l, T_{j,12}^l$ are the junction temperatures of

low-side IGBT chips; $T_{j,2}^l, T_{j,4}^l, T_{j,6}^l$ are the junction temperatures of high-side diode chips; and $T_{j,7}^l, T_{j,9}^l, T_{j,11}^l$ are the junction temperatures of low-side diode chips.

In module-level simulation, the dynamic and static behaviors of the IGBT module are accurately described. For the dynamic behavior, the considerable features of switching transient are expressed by trained ANN model. For the static behavior, the conduction energy losses are calculated according to the datasheet [40], which are

$$E_{\text{con}}(I_C, T_j) = I_C \times V_{CE}(I_C, T_j) \times \Delta t \quad (12)$$

$$E_{\text{dcon}}(I_C, T_d) = I_C \times V_F(I_C, T_d) \times \Delta t \quad (13)$$

where V_{CE} and V_F are the output characteristics of parallel IGBT and diode chips, respectively.

In chip-level simulation, two different methods are adopted to express the ratio of electrical stress between each chip and the entire module. For the current stress and turn-ON energy loss of low-side chips, the unevenness is too obvious to be ignored, especially in the application of high-frequency inverters. For other characteristics, the slight differences among parallel chip are not considered in this article, thus averaging simplified process is adopted. Furthermore, corresponding expressions can be obtained as

$$E_{\text{on}_k} = \begin{cases} \frac{1}{3} E_{\text{on}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), & k = 1, 2, 3 \\ n_k \cdot E_{\text{on}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), & k = 4, 5, 6 \end{cases} \quad (14)$$

$$I_{\text{max}_k} = \begin{cases} \frac{1}{3} I_{\text{max}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), & k = 1, 2, 3 \\ n_k \cdot I_{\text{max}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), & k = 4, 5, 6 \end{cases} \quad (15)$$

$$E_{\text{off}_k} = \frac{1}{3} E_{\text{off}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), \quad k = 1 \dots 6 \quad (16)$$

$$E_{\text{rec}_k} = \frac{1}{3} E_{\text{rec}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), \quad k = 1 \dots 6 \quad (17)$$

$$V_{\text{max}_k} = V_{\text{max}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), \quad k = 1 \dots 6 \quad (18)$$

$$V_{\text{dmax}_k} = V_{\text{dmax}}(R_g, L_C, I_C, V_{dc}, T_j, T_d), \quad k = 1 \dots 6. \quad (19)$$

According to S , the types of electrical stress and energy loss can be determined, as illustrated in Table III, where E_s , V_s , and I_s are the energy loss, voltage and current stresses at current time step, respectively. Therefore, the instantaneous power loss of i th chip can be calculated by

$$P_i^l = \frac{E_s}{\Delta t}. \quad (20)$$

Further combining the previous temperature state of each RC network, the current junction temperature of each chip can be calculated by the proposed 3-D thermal model. In this way, the chip-level electrothermal stress at current time step can be fully calculated.

TABLE III
CHIP-LEVEL STRESS CALCULATION MODEL

| S | T_1-T_3 | | | D_1-D_3 | | T_4-T_6 | | | D_4-D_6 | |
|-----|------------------|-------------------|------------------|-------------------|-------------------|------------------|-------------------|------------------|-------------------|-------------------|
| | E_s | V_s | I_s | E_s | V_s | E_s | V_s | I_s | E_s | V_s |
| 1 | E_{on} | 0 | I_{max} | 0 | 0 | 0 | V_{dmax} | 0 | E_{rec} | V_{dmax} |
| 2 | E_{con} | 0 | I_C | 0 | 0 | 0 | V_{dc} | 0 | 0 | V_{dc} |
| 3 | E_{off} | V_{max} | 0 | 0 | V_{max} | 0 | 0 | 0 | 0 | 0 |
| 4 | 0 | V_{dc} | 0 | 0 | V_{dc} | 0 | 0 | 0 | E_{dcon} | 0 |
| 5 | 0 | 0 | 0 | 0 | 0 | E_{off} | V_{max} | 0 | 0 | V_{max} |
| 6 | 0 | 0 | 0 | E_{dcon} | 0 | 0 | V_{dc} | 0 | 0 | V_{dc} |
| 7 | 0 | V_{dmax} | 0 | E_{rec} | V_{dmax} | E_{on} | 0 | I_{max} | 0 | 0 |
| 8 | 0 | V_{dc} | 0 | 0 | V_{dc} | E_{con} | 0 | I_C | 0 | 0 |




Fig. 16. Topology of the experimental setup.




Fig. 17. Inverter experimental setup.

TABLE IV
PARAMETERS OF EXPERIMENT SETUP

| Parameter | Value |
|---------------------|--------------------|
| Power source | 1.2 kV /5A |
| IR camera | FLIR T650sc (30Hz) |
| Voltage probe | Tektronix P5200A |
| Rogowski coil | CWT UM 1 |
| Cooling system | Water, 6L/min |
| DUT (IGBT) | FF225R12ME4 |
| DC link capacitor | 6.8mF 1200V |
| Load inductor | 0.5 mH, 400A |
| Switching frequency | 10 kHz |
| Output frequency | 100 Hz |

B. Verification

In order to verify the accuracy of the proposed method, an experiment setup was established, as shown in Figs. 16 and 17. The setup consists of an H-bridge inverter, a water-cooling system, and an infrared (IR) thermal camera, and the setup parameters are illustrated in Table IV. Five tests were carried out under different operation conditions, as illustrated in Table V.

TABLE V
VERIFICATION EXPERIMENT DESCRIPTION

| Number | IGBT | Stresses of Concern | Test Conditions: | |
|--------|------|---------------------|------------------------|---|
| | | | $R_g=5$ | $L_c=45\text{nH}$ |
| I | A | Thermal Current | $T_a=33^\circ\text{C}$ | $h=8000\text{W}/(\text{m}^2\cdot^\circ\text{C})$ |
| II | A | Thermal Current | $V_{dc}=250\text{V}$ | $I_{peak}=100\text{A}$ |
| III | A | Thermal | $V_{dc}=250\text{V}$ | $0\sim 20\text{s}: I_{peak}=100\text{A}; 20\sim 25\text{s}: I_{peak}=200\text{A}$ |
| IV | B | Voltage | $V_{dc}=600\text{V}$ | $I_{peak}=100\text{A}$ |
| V | B | Voltage | $V_{dc}=600\text{V}$ | $I_{peak}=200\text{A}$ |




Fig. 18. Temperature distribution by IR camera at (a) Test I and (b) Test II.

On the one hand, an opened and black-painted IGBT module, numbered A, was used for the test of thermal and current stresses of IGBT chips. On the other hand, an intact IGBT module, numbered B, was used for the test of voltage stress at higher bus voltage, due to safety concerns.

For thermal stresses, the temperature distribution among parallel IGBT chips is quite uneven due to the imbalanced witching loss, which can be verified by IR picture in Fig. 18, and chip T_4 has the highest junction temperature. The comparison results between IR camera in Tests I, II, and III and the proposed method are shown in Fig. 19. For the comparison results, the calculated junction temperature fluctuates above and below the measured surface temperature, with a maximum error of less than 3°C , which can verify the method can describe the transient junction temperature to a certain extent. Since the transient power loss of this article is unknown in advance, which is different from the papers that only focus on thermal models [19]–[21], the calculated junction temperature cannot be completely consistent with the test results. The errors mainly come from the lower sampling frequency of the IR camera on the one hand, and simplify processing of the method itself on the other hand, such as the averaging processing of power loss in parallel diode chips and the negligence on the initial voids of solder layers and thermal grease. However, the maximum temperature inside the IGBT module can be estimated by the method with acceptable error, thereby providing a strong support for the safe design of converters.

For current stresses, the currents of chip T_4 and T_6 inside the IGBT module are measured by Rogowski coil in Tests I and II, and the comparison results are shown in Fig. 20. It can be seen that the differences of transient current among chips can be accurately reflected by the proposed method. For voltage

TABLE VI
PARAMETERS OF MMC SIMULATION MODEL

| Symbols | Meaning | Values |
|-----------|--|--------------|
| U_{DC} | DC-link voltage | 4.5 kV |
| U_M | Phase voltage (Vrms) of three-phase source | 330V |
| N | Number of SMs | 5 |
| L | Arm inductor | 5 mH |
| R_O | Load resistor | 0.3 Ω |
| L_O | Load inductor | 3 mH |
| C_{SM} | SM capacitor | 10mF |
| f_s | Switching frequency | 600 Hz |
| f_{out} | Fundamental frequency | 50 Hz |

stresses, the comparison results between experiments in Tests IV and V and the method are shown in Fig. 21. The overvoltage stress of the IGBT module, especially at turn-OFF transient, also can be accurately calculated by the method.

Based on the comparison results of thermal, current and voltage stresses, the accuracy of the proposed method can be fully verified.

C. Case Study

In this section, one case was studied by the proposed method, which is the IGBT module in modular multilevel converter (MMC) system. As far as we know, the electrothermal simulation of MMC system with a large number of series IGBT physical models and complex control algorithm is difficult to implement in Saber or PSpice. With the proposed method, a single-ended MMC simulation model is developed in Simulink. The schematics of MMC and submodule (SM) are presented in Fig. 22, and the system parameters are presented in Table VI. The modulation and control methods of the MMC are based on [41], including a modified phase-shifted carrier-based pulsewidth modulation scheme, a reduced switching-frequency voltage balancing algorithm, and a circulating current suppressing controller.

Fig. 23 shows the results of system-level simulation, including the upper arm, output and difference currents of phase a , voltages of five SM capacitors in the upper arm of phase a . It can be seen that the applied modulation and control strategies have achieved good effects. Fig. 24 shows the results of module-level simulation, including the current and voltage stresses of IGBT module in SM_1 of phase a . The stresses of low side device are significantly larger than high side due to the dc bias of the arm current. Furthermore, Fig. 25 shows the results of chip-level simulation. The junction temperature and current stresses of single IGBT chip can be obviously calculated by the proposed method.

Further, the efficiency of the method needs to be discussed. In detail, it will take approximately 6 h to complete all the modeling of a new IGBT module by the established automatic parameters extraction scripts, including 4 h for the collection of 400 set of data of ANN training, 2 h for the extraction of 3-D thermal impedance and parasitic inductance. Once the modeling of the considered IGBT module is completed, the model can be easily plug and play in any simulation model in Simulink as long as the gate drive signal, the bus voltage, and the bridge arm current




Fig. 19. Comparison results between IR camera (exp) and the proposed method (cal) in (a) Test I, (b) Test II, and (c) Test III.




Fig. 20. Comparison results between current test (left) and the proposed method (right) in (a) Test I and (b) Test II.




Fig. 21. Comparison results between voltage test (left) and the proposed method (right) in (a) Test IV and (b) Test V.




Fig. 22. Schematics of MMC and SM.




Fig. 23. Results of system-level simulation: (a) currents and (b) voltages of five SM capacitors.




Fig. 24. Results of module-level simulation. (a) Currents. (b) Voltages.




Fig. 25. Results of chip-level simulation. (a) Junction temperatures. (b) Chip currents.

in the original model are connected with the proposed stress calculation subsystem. Further, engineers can obtain quite accurate chip-level stresses at the speed of system-level simulation, with regardless of the topology types and control strategy of the PES. For this article, the method was gradually applied to each SM

TABLE VII
EXECUTION TIME OF 2 s SIMULATION WITH $1E-5$ STEP SIZE

| PC Configuration | i7-7700 CPU @ 3.6GHz, 16.0GB RAM | | | | | |
|------------------|----------------------------------|-----|------|------|------|------|
| Number | 0 | 1 | 2 | 3 | 4 | 5 |
| Execution time | 47s | 84s | 125s | 169s | 213s | 225s |

of phase a in a 2 s simulation with $1e-5$ fixed-step size, and the simulation execution time was recorded at the same time, as illustrated in Table VII. The execution time gradually increased as the number of SMs simulated by the proposed method increases. However, the increased time is still within the acceptable range, compared with other circuit software. Besides, the proposed method can be run on a low-end personal computer (PC).

VI. CONCLUSION

This article proposes an ANN-based method to calculate the chip-level stress of IGBT modules in system-level circuit simulation. The accuracy of method has been fully verified by a series of test under inverter prototype. Compared with the conventional methods, the proposed one pays more attention to the chip-level stresses with the acceptable simulation speed. Further to improve the feasibility of the method in practical engineering, the automatic modeling processes of thermal and ANN are also introduced in the article. The method can help evaluate the safety of the device under transient overload conditions, which provides an accuracy and efficient tool for the design of PES. In the future, the simplification on the modeling process will continue to be improved, which is expected to bring greater convenience to engineers.

APPENDIX

A. Lumped-Charge IGBT Model

For the trench FS IGBT, four essential areas need to be accurately modeled, which are the p-n junctions, the lightly doped region (N-region), the FS layer, and the MOS region.

For N-region, the idea of spatial deconstruction is applied, and four subregions are established in the region, as shown in Fig. 26(a). γ_i is the partition coefficient, which satisfies

$$\gamma_2 + \gamma_B + \gamma_3 + \gamma_4 = 1. \quad (A1)$$

The charge concentration p_i at the center or edge of each subregion is used to approximate the charge concentration of the entire region, and a lumped charge node q_{pi} is put in the middle of each subregion to replace the total amount of the subregion, which satisfies

$$q_{pi} = qAp_i\gamma_i d \quad (A2)$$

where q is electronic charge, d is the width of N-region, and A is device active area. According to the current density equation, the hole current $i_{p2,B}$ and the electron current $i_{n2,B}$ flowing from




Fig. 26. Lumped-charge IGBT model. (a) Modeling method in N-region. (b) Modeling method in FS region. (c) Model implementation in PSpice.

nodes 2 to B are given as

$$\begin{cases} i_{p2B} = q_{pB} \frac{v_{2B}}{\phi_t \times T_{p2B}} + \frac{q_{p2} - q_{pB}}{T_{p2B}} \\ i_{n2B} = (q_{pB} + Q_{MB}) \frac{v_{2B}}{\phi_t \times T_{n2B}} + \frac{q_{n2} - q_{nB}}{T_{n2B}} \end{cases} \quad (A3)$$

where v_{2B} is the potential difference between nodes 2 and B. ϕ_t is thermal voltage. T_{p2B} and T_{n2B} are the transient transit time between nodes 2 and B, respectively, which are expressed as

$$\begin{cases} T_{p2B} = \frac{\gamma_2 + \gamma_B}{2} \times \frac{d^2}{\phi_t \times \mu_p} \\ T_{n2B} = \frac{\gamma_2 + \gamma_B}{2} \times \frac{d^2}{\phi_t \times \mu_n} \end{cases} \quad (A4)$$

where μ_p and μ_n are the mobility of electrons and holes, respectively. Furthermore, the recombination current $i_{CONT,B}$ can be derived from charge continuity equation, which is given as

$$i_{CONT,B} = i_{p2B} - i_{pB3} = \frac{dq_{pB}}{dt} + \frac{q_{pB} - Q_{mB}}{\tau_B} \quad (A5)$$

where τ_B is the average excess carrier lifetime in the base region. Q_{MB} and Q_{mB} are the amount of charge of majority and minority carries in subregion B under equilibrium conditions, respectively, which are expressed as

$$\begin{cases} Q_{MB} = qA\gamma_B d N_B \\ Q_{mB} = qA\gamma_B d \frac{n_i^2}{N_B} \end{cases} \quad (A6)$$

where N_B is the doping concentration of the N-region, and n_i is the intrinsic carrier concentration. The above equations are also applied to the other three subregions in the N-region.

For FS region, two lumped-charge nodes are placed, as shown in Fig. 26(b). The current density equation and the recombination current of this region follows the same rule as N-region, the only difference is the doping concentration. Therefore, the quasi-equilibrium simplification equation at the boundary is applied to combine the FS region and N-region [5], which is given as

$$p_{2h}(p_{2h} + N_{FS}) = p_2(p_2 + N_B) \quad (A7)$$

where N_{FS} is the doping concentration of the FS region.

For the p-n junction, there is a space charge zone, which leads to the capacitance effect in the space charge region of the p-n junction. The capacitance of the p-n junction is classified as the barrier capacitance and the diffusion capacitance. To simplify the model, the barrier capacitance is only considered during the reverse state, whereas the diffusion capacitance is only considered during the forward state. Therefore, the model in J_1 is

$$U_{PN} = \begin{cases} \phi_t \ln(q_{p1}/Q_{m,FS}), q_{p1} > Q_1^* \\ \phi_{PN} - (Q_1^* - q_{p1})^2 / 2A^2 q \epsilon_{Si} N_{FS}, q_{p1} \leq Q_1^* \end{cases} \quad (A8)$$

where ϕ_{PN} is the built-in electric potential of the p-n junction, and Q_1^* is the amount of charge in the space charge region of the p-n junction in the equilibrium state, which is expressed as

$$Q_1^* = Q_{m,FS} \exp(\phi_{PN}/\phi_t). \quad (A9)$$

The model of J_2 has a similar form.

For the MOS region, only the quasi-static model needs to be considered, since the dielectric relaxation time of the electron in the MOS region is too short compared with the switching time of IGBT. Therefore, a PSpice level-3 MOSFET device with a series voltage-controlled generator on the capacitance C_{oxd} is adopted to characterize the behavior of the MOS region, as shown in Fig. 26(c). The generator V_{dep} is used to represent the nonlinear behavior of the capacitance C_{oxd} , which is controlled by

$$V_{dep} = \begin{cases} V_{DG} + V_n(1 - \sqrt{1 + \frac{V_{DG}}{V_n}}), V_{DG} \geq 0 \\ 0, V_{DG} < 0 \end{cases} \quad (A10)$$

where V_n is a normalization factor, and V_{DG} is the voltage between drain and gate of the MOS.

The above physical equations need to be converted into a subcircuit for the application in PSpice. According to the method in [30], the nonlinear controlled source is applied to build the IGBT lumped-charge equivalent circuit in the PSpice simulator, as shown in Fig. 26(c).

B. 3-D Thermal Model

Based on 3-D thermal model, the junction temperature for single chip can be calculated by the sum of self-heating temperature and mutual-heating temperature. The self-heating temperature $T_{sj,i,k}^l$ at the l th time step can be calculated by

$$\begin{cases} C_{sth,i,k} \frac{dT_{sj,i,k}(t)}{dt} + \frac{T_{sj,i,k}(t)}{R_{sth,i,k}} = P_i^l \\ T_{sj,i,k}(0) = T_{sj,i,k}^{l-1} \end{cases} \quad (B1)$$

where $C_{sth,i-k}$ and $R_{sth,i-k}$ are the equivalent thermal resistance and capacity of k th order foster network for i th chip, respectively. P_i^l is the power loss of i th chip at l th time step. Assuming the simulation time step is Δt , the calculation result is

$$T_{sj,i-k}^l = T_{sj,i-k}(\Delta t) = T_{sj,i-k}^{l-1} e^{-\Delta t/\tau_{sth,i-k}} + P_i^l R_{sth,i-k} (1 - e^{-\Delta t/\tau_{sth,i-k}}) \quad (B2)$$

where $\tau_{sth,i-k} = R_{sth,i-k} C_{sth,i-k}$.

Similarly, the mutual-heating temperature $T_{mj,i-k}^l$ at the l th step, introduced by k th chip, can be calculated by

$$T_{mj,i-k}^l = T_{mj,i-k}^{l-1} e^{-\Delta t/\tau_{mth,i-k}} + P_k^l R_{mth,i-k} (1 - e^{-\Delta t/\tau_{mth,i-k}}) \quad (B3)$$

where $\tau_{mth,i-k} = R_{mth,i-k} C_{mth,i-k}$. $C_{mth,i-k}$ and $R_{mth,i-k}$ are the equivalent mutual thermal resistance and capacity of k th chip relative to i th chip, respectively. Considering the two types of temperature, the junction temperature of i th chip $T_{j,i}^l$ can be calculated by

$$T_{j,i}^l = \sum_{k=1}^4 T_{sj,i-k}^l + \sum_{k=1}^{i-1} T_{mj,i-k}^l + \sum_{k=i+1}^n T_{mj,i-k}^l + T_a \quad (B4)$$

where n is the total number of chips inside the IGBT module. According to (B2)–(B4), the temperature of one power step can be determined by the previous temperature state of each network and the present power loss of each chip.

REFERENCES

- [1] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May/Jun. 2011.
- [2] U. Choi, F. Blaabjerg, and K. Lee, "Study and handling methods of power IGBT module failures in power electronic converter systems," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2517–2533, May 2015.
- [3] A. R. Hefner, "A dynamic electro-thermal model for the IGBT," *IEEE Trans. Ind. Appl.*, vol. 30, no. 2, pp. 394–405, Mar./Apr. 1994.
- [4] A. R. Hefner and D. M. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator," *IEEE Trans. Power Electron.*, vol. 9, no. 5, pp. 532–542, Sep. 1994.
- [5] A. R. Hefner, "Modeling buffer layer IGBTs for circuit simulation," *IEEE Trans. Power Electron.*, vol. 10, no. 2, pp. 111–123, Mar. 1995.
- [6] K. Sheng, B. W. Williams, and S. J. Finney, "A review of IGBT models," *IEEE Trans. Power Electron.*, vol. 15, no. 6, pp. 1250–1266, Nov. 2000.
- [7] Modeling Libraries & Tools in Saber, 2021. [Online]. Available: <https://www.synopsys.com/verification/virtual-prototyping/saber/capabilities/modeling-tools.html>
- [8] K. Sheng, S. J. Finney, and B. W. Williams, "A new analytical IGBT model with improved electrical characteristics," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 98–107, Jan. 1999.
- [9] R. Kraus, P. Turkes, and J. Sigg, "Physics-based models of power semiconductor devices for the circuit simulator SPICE," in *Proc. 29th Annu. IEEE Power Electron. Specialists Conf.*, 1998, pp. 1726–1731.
- [10] IGBT Spice Model Provided by Infineon Technologies AG, 2021. [Online]. Available: <https://www.infineon.com/cms/en/design-support/finder-selection-tools/product-finder/simulation-model/>
- [11] Power Device Characterization in ANSYS, 2021. [Online]. Available: <https://www.ansys.com/applications/power-electronics>
- [12] Help Document for N-IGBT Model in MathWorks, 2021. [Online]. Available: https://ww2.mathworks.cn/help/physmod/sps/ref/nchan_nlight.html
- [13] B. Shi, Z. Zhao, and Y. Zhu, "Piecewise analytical transient model for power switching device commutation unit," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5720–5736, Jun. 2019.
- [14] Y. Zhu, Z. Zhao, B. Shi, and Z. Yu, "Discrete state event-driven framework with a flexible adaptive algorithm for simulation of power electronic systems," *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 11692–11705, Dec. 2019.
- [15] Look-Up Table IGBT Model in PLECS, 2021. [Online]. Available: <https://www.plexim.com/products/plecs/thermal>
- [16] J. Wang *et al.*, "A transient 3D thermal modelling method for IGBT modules considering uneven power losses and cooling conditions," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 4, pp. 3959–3970, Aug. 2021.
- [17] H. Huang and P. A. Mawby, "A lifetime estimation technique for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 4113–4119, Aug. 2013.
- [18] N. Sintamarean, F. Blaabjerg, H. Wang, F. Iannuzzo, and P. de Place Rimmén, "Reliability oriented design tool for the new generation of grid connected PV-inverters," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2635–2644, May 2015.
- [19] Y. Zhang, Z. Wang, H. Wang, and F. Blaabjerg, "Artificial intelligence-aided thermal model considering cross-coupling effects," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 9998–10002, Oct. 2020.
- [20] A. S. Bahman, K. Ma, P. Ghimire, F. Iannuzzo, and F. Blaabjerg, "A 3-D-lumped thermal network model for long-term load profiles analysis in high-power IGBT modules," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 1050–1063, Sep. 2016.
- [21] A. S. Bahman, K. Ma, and F. Blaabjerg, "A lumped thermal model including thermal coupling and thermal boundary conditions for high-power IGBT modules," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2518–2530, Mar. 2018.
- [22] Y. Tang and H. Ma, "Dynamic electrothermal model of paralleled IGBT modules with unbalanced stray parameters," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1385–1399, Feb. 2017.
- [23] A. Raciti, D. Cristaldi, G. Greco, G. Vinci, and G. Bazzano, "Electrothermal PSICE modeling and simulation of power modules," *IEEE Trans. Ind. Electron.*, vol. 62, no. 10, pp. 6260–6271, Oct. 2015.
- [24] K. Ma, A. S. Bahman, S. Beczkowski, and F. Blaabjerg, "Complete loss and thermal model of power semiconductors including device rating information," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2556–2569, May 2015.
- [25] K. Ma and F. Blaabjerg, "Multi-timescale modelling for the loading behaviours of power electronics converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 5749–5756.
- [26] B. Liu, F. Xiao, Y. Luo, Y. Huang, and Y. Xiong, "A multi-time scale prediction model of IGBT junction temperature," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 3, pp. 1593–1603, Sep. 2019.
- [27] J. Wang, M. Xu, J. Zhang, L. Wang, Y. Gan, and T. Yamazaki, "A data-based IGBT model for efficient and accurate electro-thermal analysis," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2020, pp. 3442–3448.
- [28] Y. Chen, H. Luo, W. Li, X. He, F. Iannuzzo, and F. Blaabjerg, "Analytical and experimental investigation on a dynamic thermo-sensitive electrical parameter with maximum dI_C/dt during turn-off for high power trench gate/field-stop IGBT modules," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6394–6404, Aug. 2017.
- [29] Y. Duan, F. Xiao, Y. Luo, and F. Iannuzzo, "A lumped-charge approach based physical SPICE-model for high power soft-punch through IGBT," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 62–70, Mar. 2019.
- [30] F. Iannuzzo and G. Busatto, "Physical CAD model for high-voltage IGBTs based on lumped-charge approach," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 885–893, Jul. 2004.
- [31] A. T. Bryant, X. Kang, E. Santi, P. R. Palmer, and J. L. Hudgins, "Two-step parameter extraction procedure with formal optimization for physics-based circuit simulator IGBT and p-i-n diode models," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 295–309, Mar. 2006.
- [32] Y. Duan, F. Iannuzzo, and F. Blaabjerg, "A new lumped-charge modeling method for power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3989–3996, Apr. 2020.
- [33] C. L. Ma and P. O. Lauritzen, "A simple power diode model with forward and reverse recovery," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 342–346, Oct. 1993.
- [34] C. L. Ma, P. O. Lauritzen, and J. Sigg, "Modeling of power diodes with the lumped-charge modeling technique," *IEEE Trans. Power Electron.*, vol. 12, no. 3, pp. 398–405, May 1997.
- [35] C. Zhao, L. Wang, and F. Zhang, "Effect of asymmetric layout and unequal junction temperature on current sharing of paralleled SiC MOSFETs with Kelvin-source connection," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7392–7404, Jul. 2020.

- [36] Z. Zeng, X. Zhang, and X. Li, "Layout-dominated dynamic current imbalance in multichip power module: Mechanism modeling and comparative evaluation," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 11199–11214, Nov. 2019.
- [37] C. Zhao, L. Wang, F. Zhang, and F. Yang, "A method to balance dynamic current of paralleled SiC MOSFETs with Kelvin connection based on response surface model and nonlinear optimization," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 2068–2079, Feb. 2021.
- [38] H. Li *et al.*, "Influence of paralleling dies and paralleling half-bridges on transient current distribution in multichip power modules," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6483–6487, Aug. 2018.
- [39] J. Wang *et al.*, "A novel approach to model and analyze uneven temperature distribution among multichip high-power modules and corresponding method to respecify device SOA," *IEEE Trans. Power Electron.*, vol. 37, no. 4, pp. 4626–4640, Apr. 2022.
- [40] Datasheet FF225R12ME4, 2021. [Online]. Available: https://www.infineon.com/dgdl/Infineon-FF225R12ME4-DS-v03_02-EN.pdf?fileId=db3a30431a5c32f2011a768d9f6e6c3e
- [41] Q. Tu, Z. Xu, and L. Xu, "Reduced switching-frequency modulation and circulating current suppression for modular multilevel converters," *IEEE Trans. Power Del.*, vol. 26, no. 3, pp. 2009–2017, Jul. 2011.



Jianpeng Wang (Student Member, IEEE) was born in Heilongjiang, China, in 1995. He received the B.S. degree in electrical engineering, in 2017, from Xi'an Jiaotong University, Xi'an, China, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include packaging and reliability of power semiconductor modules.



Wenjie Chen (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 1996, 2002, and 2006, respectively.

Since 2002, she has been a Member of the faculty of School of Electrical Engineering, Xi'an Jiaotong University, where she is currently a Professor. From January 2012 to January 2013, she was with the Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN, USA, as a Visiting Scholar. She then came back to

Xi'an Jiaotong University, and engaged in the teaching and researches in power electronics. Her research interests include electromagnetic interference, active filters, and power electronic integration.



Yuwei Wu (Student Member, IEEE) was born in Jiangxi, China, in 1999. She received the B.S. degree in electrical engineering, in 2021, from Xi'an Jiaotong University, Xi'an, China, where she is currently working toward the M.S. degree in electrical engineering.

Her research interests include modeling and characteristics of power semiconductor devices.



Jin Zhang (Student Member, IEEE) was born in Hebei, China, in 1998. He received the B.S. degree in electrical engineering, in 2020, from Xi'an Jiaotong University, Xi'an, China, where he is currently working toward the M.S. degree in electrical engineering.

His research interests include packaging and reliability of power semiconductor modules.



Laili Wang (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Xi'an Jiaotong University, Xi'an, China in 2004, 2007, and 2011, respectively.

Since 2011, he has been a Postdoctoral Research Fellow with the Electrical Engineering Department, Queen's University, Kingston, ON, Canada. From 2014 to 2017, he was an Electrical Engineer with Sumida, Mississauga, ON, Canada. In 2017, he joined Xi'an Jiaotong University as a Full Professor. His research interests include package and integration, wireless power transfer, and energy harvesting.

Dr. Wang is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS and IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He is the Vice Chair of TC2 (Technical Committee of Power Conversion Systems and Components) in PELS, Co-Chair of System Integration and Application in International Technology Roadmap for Wide Band-Gap Power Semiconductor, and Chair of IEEE CPSS & PELS joint Chapter in Xi'an, China.



Jinjun Liu (Fellow, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 1992 and 1997, respectively.

He then joined the XJTU Electrical Engineering School as a faculty. From late 1999 to early 2002, he was with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, as a Visiting Scholar. In late 2002, he was promoted to a Full Professor and then the Head of the Power Electronics and Renewable

Energy Center, XJTU, which now comprises more than 20 faculty members and more than 200 graduate students and carries one of the leading power electronics programs in China. From 2005 to early 2010, he was an Associate Dean of Electrical Engineering School, XJTU, and from 2009 to early 2015, the Dean for Undergraduate Education, XJTU. He is currently an XJTU Distinguished Professor of power electronics. He coauthored three books (including one textbook), published more than 500 technical papers in peer-reviewed journals and conference proceedings, holds more than 50 invention patents (China/U.S./Europe), and delivered for many times plenary keynote speeches and tutorials at IEEE conferences or China national conferences in power electronics area. His research interests include modeling, control, and design methods for power converters and electrified power systems, power quality control and utility applications of power electronics, and microgrids for sustainable energy and distributed generation.

Dr. Liu was the recipient of governmental awards at national level or provincial/ministerial level for scientific research/teaching achievements for eight times. He was also the recipient of the 2006 Delta Scholar Award, the 2014 Chang Jiang Scholar Award, the 2014 Outstanding Sci-Tech Worker of the Nation Award, the 2016 State Council Special Subsidy Award, the IEEE Transactions on Power Electronics 2016 Prize Paper Award, and the Nomination Award for the Grand Prize of 2020 Bao Steel Outstanding Teacher Award. He was the IEEE Power Electronics Society Region 10 Liaison and then China Liaison for ten years, an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS for 13 years, 2015–2019 Executive Vice President and 2020–2021 Vice President for membership of IEEE PELS. He is on the Board of China Electrotechnical Society 2012–2020 and was elected the Vice President in 2013 and the Secretary General in 2018 of the CES Power Electronics Society. Since 2013, he has been the Vice President for International Affairs, China Power Supply Society (CPSS) and since 2016, the inaugural Editor-in-Chief for *CPSS Transactions on Power Electronics and Applications*. Since 2013, he has been the Vice Chair of the Chinese National Steering Committee for College Electric Power Engineering Programs.