

Design and Multiobjective Optimization of an Auxiliary Wireless Power Transfer Converter in Medium-Voltage Modular Conversion Systems

Keyao Sun¹, Student Member, IEEE, Jun Wang², Member, IEEE, Rolando Burgos³, Senior Member, IEEE, Dushan Boroyevich⁴, Life Fellow, IEEE, Joshua Stewart, Student Member, IEEE, and Ning Yan¹, Student Member, IEEE

Abstract—This article proposes an optimized design for a wireless power transfer converter serving as an auxiliary power supply in a medium-voltage, high dv/dt modular conversion system. A *CLLC-CL* circuit topology is implemented to generate a load-independent output voltage with a coupling-coefficient-independent resonant frequency. The output voltage of the circuit can be tuned by changing one pair of resonant *LC* parameters, which decouples the circuit gain from the coil design. Essential parameters of coil and magnet are extracted analytically or numerically to avoid time-consuming 3-D finite element analysis simulations for the subsequent optimization. After the design of the circuit and coil, a multiobjective optimization is carried out with objectives being efficiency, isolation capacitance, and insulation rating of the converter. Finally, experiments demonstrate a 48- to 48-V dc-dc converter with 100 W output power, 92.78% efficiency, 2.78 pF isolation capacitance, and 27 kV insulation rating to validate the optimization result.

Index Terms—Auxiliary power supply (APS), magnetics, multiobjective optimization, resonant converter, wireless power transfer (WPT).

NOMENCLATURE

V_{in}	Converter input voltage.
V_o	Converter output voltage.
v_{AB}	Input voltage of the primary side resonant tank.
i_1	Primary side coil current.
i_{const}	Secondary side coil current.
C_1	Primary side series resonant capacitor.
C_2	Resonant capacitor for reactive power compensation.
C_r	Resonant capacitor for output voltage tuning.

L_r	Resonant inductor for output voltage tuning.
L_M	Mutual inductance of the coil pair.
v_{OP}	Input voltage of the diode bridge.
r_i	Inner radius of the coil.
r_o	Outer radius of the coil.
r_w	Radius of the coil winding.
d	Distance between two coils.
d_f	Distance between one coil and its adjacent ferrite.
E_{max}	Maximum electric field around the coil.
V_{max}	Maximum partial-discharge free insulation voltage.
C_p	Isolation capacitance of the coil pair.
N	Turn number the coil.
k	Coupling coefficient of the coil pair.
η	Efficiency of the WPT converter.
N_s	Litz wire strand number.

I. INTRODUCTION

MEDIUM-VOLTAGE (MV) power converters are widely used in areas of traction system, industrial motor drive, and power distribution system of microgrid, thanks to the superior characteristics of wideband-gap devices such as silicon-carbide (SiC) MOSFETs [1]–[5]. Auxiliary power supply (APS) plays an essential role in providing stable and reliable power for control, driving, and sensing circuitry, which guarantees the normal operation of main power converter. In an MV modular conversion system, of which the basic power cell units are operating at different MV potentials, the APS can be fed either from an external source with a reference ground connected to the earth, or from the local MV dc-link inside each power cell. For an APS powered by the local dc-link, a high-step-down converter is required such as different flyback converters [6], [7] or switched-capacitor converters [8], [9]. In this case, the auxiliary system is typically disabled when the dc-link voltage is lower than a wake-up voltage, e.g., during the start-up or fault conditions. However, if fed from an external source with a grounded reference point, the APS ensures reliable power for the gate drivers and controllers regardless of the dc-link voltage status, although the required insulation rating of an externally fed APS increases with the number of stacked power cells. Admittedly, an externally fed APS may not be practical in applications like HVdc because of the limitation of insulation capability; still,

Manuscript received September 21, 2021; revised January 27, 2022; accepted February 8, 2022. Date of publication February 24, 2022; date of current version April 28, 2022. This work was supported in part by ONR under Grant N00014-16-1-2956 (approval number: DCN 43-8088-21, Distribution A), and in part by ARPA-E under Grant 1727-1519. Recommended for publication by Associate Editor F. Dijkhuizen. (Corresponding author: Keyao Sun; Jun Wang.)

Jun Wang is with the Department of Electrical and Computer Engineering, University of Nebraska-Lincoln, Lincoln, NE 68588 USA (e-mail: junwang@unl.edu).

Keyao Sun, Rolando Burgos, Dushan Boroyevich, Joshua Stewart, and Ning Yan are with the Center for Power Electronics Systems, Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061 USA (e-mail: keyaosun@vt.edu; rburges@ieee.org; dushan@vt.edu; joshstew@vt.edu; ning112@vt.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2022.3153971>.

Digital Object Identifier 10.1109/TPEL.2022.3153971

it is manageable and beneficial for MV applications that range around 1–35 kV [10], [11].

To design an externally fed APS, the most critical part is to build the galvanic isolation between the earth and power cells. The galvanic isolation barrier can be established by optical coupling, mechanical coupling, or magnetoelectric coupling, etc. The power-over-fiber (PoF) technology provides a solution with theoretically infinite insulation strength and zero coupling capacitance [12], [13]. However, the efficiency, power rating, and cost performance are all quite limited at this moment. The isolation can also be provided through mechanical coupling using a piezoelectric transformer [14], [15]. However, the system operating frequency (usually in the range of tens of kilohertz) is determined by piezoelectric material *per se* and limits the converter power density. For isolated dc–dc converters, most of the designs are still utilizing magnetoelectric coupling to provide galvanic isolation between primary and secondary side [16]–[19]. To drive multiple loads with one primary side, a current transformer with multiple secondary sides is explored to reduce system complexity [20]–[24]. For the transformer windings, PCB-based windings are used to replace handmade windings for higher power density and consistent and reliable manufacturing [25]–[29]. Nevertheless, the physical connection between winding and core complicates the mechanical design and impairs hot-swap configurations.

On the other hand, wireless power transfer (WPT) converters have been explored and implemented in the APS system by leveraging their inherent creepage-free feature and flexible mechanical structure. Marxgut *et al.* [30] proposed a PCB-embedded coil solution to power gate drivers. The design in [31] gave a highly compact example by utilizing ferrite material as a shielding shell. Similarly, [32] and [33] proposed to use WPT converters as APS for modular converters with insulation capability up to 90 kV. WPT with one transmitter and multiple receivers as a gate driver power supply is proposed in a three-phase system [34], although the total efficiency is limited due to the low coupling coefficient. Recently, very high-frequency APS with PCB winding and coreless transformer also provides a competitive solution to build APS with high insulation capability [35]–[38], less weight, and low system complexity. Nguyen *et al.* [39] proposed a special asymmetrical coil structure to minimize the coupling capacitance. However, the PCB windings and shielding-free design make it hard to reach a power rating in the hundred-watt range and the EMI to the system remains a concern. In summary, while that WPT converters serve as an APS with various insulation requirements has been demonstrated in the literature, systematic design and multiobjective optimization for a WPT converter with magnetic shielding in MV APS applications are still missing.

The concerned exemplary converter configuration in this article is a modular multilevel converter (MMC) with four power cells in series per arm working in a switching-cycle control (SCC) mode [40] and an integrated-capacitor-blocked-transistor (ICBT) mode [41] (see Fig. 1). As opposed to the conventional




Fig. 1. System configurations of WPT converters for a MMC with four power cells in series.

MMC controls, both SCC and ICBT allow extremely low arm inductance and enable switching-cycle capacitor voltage balancing. Each power cell, as a modular design unit, contains a WPT converter, multiple current-transformer-based power supplies (CTPS) [22], a SiC-MOSFET full-bridge, dc-link capacitors, load inductors, and different auxiliary loads. Auxiliary loads include gate drivers, sensors, and controllers, etc. The rated dc-link voltage of each cell is 6 kV, with 10 kV SiC MOSFET module in use. Therefore, the maximum voltage difference between the receiver coil and the grounded transmitter coil for the upper arm is 27 kV, as indicated in Fig. 1. The voltage across the APS also contains switching components, whose duty cycle and equivalent frequency are associated with the MMC's operation mode. With this two-stage APS solution [42], the first-stage WPT primarily deals with the high insulation voltage without feedback control, while the second-stage CTPS focuses on voltage regulation and protection.

Pursuing a partial-discharge-free galvanic isolation, insulation design criterion and electric field distribution under different coil geometries have been analyzed, compared, and validated [11]. A comprehensive insulation design including the influence of ferrite shielding layer has also been addressed previously [11]. Therefore, the insulation design part is summarized concisely with only important conclusions listed in this article. The primary purpose of this article is to present the complete procedure including design, multiobjective optimization, and test of the auxiliary WPT converter in the MV system, and its main contributions include the following aspects. First, a *CLLC-CL* topology is analyzed, unveiling its advantages including load independent output voltage, reactive power compensation, and load-/input-independent soft-switching characteristics. Second, analytical, numerical, and empirical equations are derived and




Fig. 2. CLLC-CL topology for wireless power transfer converter.

summarized for parameter extraction of the coil without the FEA simulation. Third, the multiobjective optimization procedure is implemented providing design guidelines for WPT converter with high efficiency, low coupling capacitance, and high insulation capability simultaneously. The remaining sections of this article are organized as follows. Section II presents the analysis of the CLLC-CL topology. Sections III and IV present the analysis and parameter extraction for the coil pair with and without ferrite shielding respectively. In Section V, a multiobjective optimization methodology has been done to explore the WPT converter performance. Section VI presents the experimental validations including circuit operation test, insulation test, and other measurements. Finally, Section VII concludes this article.

II. CIRCUIT TOPOLOGY

As an APS for the MMC, the circuit topology of WPT should provide the following characteristics. First, a load-independent gain is necessary. The auxiliary load power may vary because of different operation modes of the power cell, different operating temperatures, or even different configurations of controllers and sensors. Adding a closed-loop control for WPT will not only meet difficulties for the feedback signal isolation with MV rating but also can be interfered with the high dv/dt environment. Therefore, it is necessary to have an open-loop design, relying on the topology impedance matching, for a constant output voltage. Second, the excessive reactive power of the WPT converter should be compensated to reduce conduction loss, while a proper amount of inductive current should be left to achieve zero-voltage-switching (ZVS) for MOSFETs reducing the switching loss. Third, the converter gain (or the output voltage) should be tunable by the circuit components alone for any given shape and size of the coil. As mentioned before, the coil design of WPT is complicated since many aspects like coupling coefficient, coupling capacitance, and electric field intensity under high voltage need to be considered simultaneously. To simplify the problem, the circuit gain of the WPT should be decoupled from the coil design so that the circuit parameters can be designed after the optimization of the coil instead of being considered at the same time. Last but not the least, because of the nonideality of the coil pair such as the alignment mismatch and distance tolerance, a coupling-independent resonant frequency can increase the system consistency and reduce the effort of retuning primary side resonant capacitor. In this section, parameters with a hat mark represents its peak value, and the bold letter represents complex scalar variables. Important parameters are all labeled in Fig. 2.




Fig. 3. LC resonant tanks generating (a) CC source and (b) CV source.

A. CLLC-CL Topology

The CLLC-CL topology (see Fig. 2) is a mirrored implementation of the LCCL-LC topology [43]. While the latter converts a constant-voltage (CV) source to a constant-current (CC) source, CLLC-CL is implemented in this work to ensure that the WPT's output generates a CV source. For a conventional series-series CLLC resonant circuit, capacitor C_1 resonates with the self-inductance of the primary side coil L_1 (note $L_1 = L_{11} + L_M$), and the current through the secondary inductor L_{12} behaves as a CC source. The capacitor C_2 is used to adjust the load impedance of the full-bridge inverter to reduce reactive power and achieve ZVS for primary-side MOSFETs. The $C_r L_r$ pair appended to the CLLC circuit can convert the CC source to a load-independent CV source. Detailed analysis is as follows.

1) *CV & CC Source*: A pair of LC components can switch the source type between CV source and CC source [44]. From CV to CC source as shown in Fig. 3(a)

$$I_{\text{out}} = j\omega C \cdot V_{\text{in}} - \left(\frac{1}{j\omega L} + j\omega C \right) \cdot V_{\text{out}} \quad (1)$$

where

$$\omega = \frac{1}{\sqrt{LC}}. \quad (2)$$

When LC resonate, the output is a CC source that

$$I_{\text{out}} = j\omega C \cdot V_{\text{in}} = -\frac{1}{j\omega L} \cdot V_{\text{in}}. \quad (3)$$

As a duality shown in Fig. 3(b), from CV to CC

$$V_{\text{out}} = \frac{1}{j\omega C} \cdot I_{\text{in}} - \left(j\omega L + \frac{1}{j\omega C} \right) \cdot I_{\text{out}}. \quad (4)$$

When LC resonate, the output is a CV source, so

$$V_{\text{out}} = \frac{1}{j\omega C} \cdot I_{\text{in}} = -j\omega L \cdot I_{\text{in}}. \quad (5)$$

2) *Series Compensation as a CC Source*: As shown in Fig. 2, the primary side C_1 , L_{11} , and L_M together form a CC source with same topology in Fig. 3(a), where the angular resonant frequency

$$\omega_s = \frac{1}{\sqrt{(L_{11} + L_M)C_1}} = \frac{1}{\sqrt{L_1 C_1}}. \quad (6)$$

The amplitude of the fundamental output constant current wave \hat{i}_{const} should be

$$\hat{i}_{\text{const}} = \frac{4}{\pi} \frac{V_{\text{in}}}{\omega_s L_M}. \quad (7)$$

Accordingly, (7) is always true when C_1 is in resonance with L_1 . Inductance L_1 is the self-inductance of the primary side coil which is not a function of the coupling coefficient k . Unlike the case when series capacitance is in resonance with leakage inductance, C_1 does not need to be readjusted when k is changed.

3) $L_r C_r$ Resonant Tank: In Fig. 2, the $C_r L_r$ resonant tank can transfer the CC source to CV output. Based on the circuit diagram of Fig. 3(b), under the resonant angular frequency

$$\omega_s = \frac{1}{\sqrt{L_r C_r}} \quad (8)$$

the output voltage amplitude is

$$\hat{v}_{OP} = \hat{i}_{const} \cdot \omega_s L_r = \hat{i}_{const} \cdot \frac{1}{\omega_s C_r} \quad (9)$$

$$V_o = \frac{L_r}{L_M} V_{in}. \quad (10)$$

Equation (10) is always true when (6) and (8) are met. Therefore, V_o can be tuned by changing L_r and C_r pair without changing the coil structure. This characteristic decouples the optimization of the coil from the gain of the circuit which simplifies the design and provides additional flexibility for changing the output voltage of the WPT converter.

B. Reactive Power Compensation and Soft-Switching

Besides the CV output, the load impedance of the full-bridge inverter should be adjusted to reduce the reactive power thus increase the system efficiency. At the same time, some amount of inductive power is required so that the primary side switching current can help charge and discharge the output capacitance of the MOSFETs to achieve ZVS. The amount of inductive current should be determined by the resonant current, dead time, and output capacitance of MOSFET. With the fundamental frequency approximation, the source voltage of the resonant tank

$$v_{AB} = \frac{4V_{in}}{\pi} \sum_{n=1,3,5,\dots} \frac{1}{n} \sin(n\omega t) \approx \frac{4V_{in}}{\pi} \sin(\omega t). \quad (11)$$

The load resistor can be reflected before the diode bridge as

$$R_{eq} = \frac{8}{\pi^2} R_L. \quad (12)$$

Therefore, the input current

$$\begin{aligned} I_1 &= V_{AB}/Z_{eq} = V_{AB} \cdot Y_{eq} \\ &= V_{AB} \cdot \left(\frac{L_r^2}{L_M^2 R_{eq}} + j \cdot \frac{C_2 \omega^2 (L_{l2} + L_M - L_r) - 1}{C_2 L_M^2 \omega^3} \right) \\ &= V_{AB} \cdot A \angle \varphi \end{aligned} \quad (13)$$

where

$$\begin{cases} A = \sqrt{\left(\frac{L_r^2}{L_M^2 R_{eq}} \right)^2 + \left(\frac{C_2 \omega^2 (L_{l2} + L_M - L_r) - 1}{C_2 L_M^2 \omega^3} \right)^2} \\ \varphi = \arctan \left(\frac{[C_2 \omega^2 (L_{l2} + L_M - L_r) - 1] R_{eq}}{C_2 L_r^2 \omega^3} \right). \end{cases} \quad (14)$$

Therefore, the turn-OFF current of the switch is

$$I_{off} = \frac{4V_{in} A}{\pi} \sin(\pi + \varphi). \quad (15)$$

To simplify the representation, assume

$$\begin{cases} G = C_2 \omega^2 (L_{l2} + L_M - L_r) - 1 \\ H = C_2 L_M^2 \omega^3. \end{cases} \quad (16)$$

Then

$$I_{off} = \frac{4V_{in} A}{\pi} \sin(\pi + \varphi) = -\frac{4V_{in}}{\pi} \frac{G}{H}. \quad (17)$$

Thus

$$C_2 = \frac{4V_{in}}{\pi I_{off} L_M^2 \omega^3 + 4V_{in} (L_{l2} + L_M - L_r) \omega^2}. \quad (18)$$

Equation (17) proves one of the critical advantages of this topology, that is the turn-OFF current of the MOSFET is not related to the load resistance. Once the coil inductance and resonant frequency are fixed, soft-switching can be achieved by tuning the capacitor C_2 according to the requirement turn-OFF current. In order to have ZVS operation of the full-bridge, turn-OFF current should be large enough to fully charge/discharge the MOSFET output capacitance C_{oss} during the dead time t_d that

$$I_{off} \geq \frac{2Q_{oss}}{t_d} \approx \frac{2C_{oss} V_{in}}{t_d}. \quad (19)$$

Combining (18) and (19) gives

$$C_2 = \frac{2t_d}{\pi C_{oss} L_r^2 \omega^3 + 2t_d (L_{l2} + L_M - L_r) \omega^2} \quad (20)$$

which is neither a function of V_{in} nor R_L . As a brief summary, with the *CLLC-CL* topology, the WPT circuit can have a load-independent output voltage, a load-independent soft-switching design, and the output voltage can be tuned by circuit parameters alone with any given optimized coil.

III. COIL DESIGN

With the designed *CLLC-CL* circuit topology, the next step is to analyze the coil of WPT extracting parameters like inductance, capacitance, and electric-field intensity for the later multiobjective optimization.

A. Coil Insulation Design

Detailed insulation design guidelines and considerations for the WPT coil have been presented in [11], for the conciseness of this article, only important conclusions are summarised in this section. First of all, for two common types of coil shape (see Fig. 4), the flat-spiral shape is selected because of its more evenly distributed electric field compared with the solenoid one (see Fig. 5). Moreover, the coils are selected to be symmetrical (same size and structure for primary and secondary side) which fully utilizes the space area to improve the high voltage insulation performance and simplifies the optimization procedure. Second, litz wire is used as the coil winding. Compared with hollow wire [32], [45], litz wire of the same winding radius has much lower ac resistance, better mechanical performance,




Fig. 4. Coil shape of flat spiral and solenoid.




Fig. 5. E-field simulation result of coil with flat spiral and solenoid shape.

and is proved to have comparable insulation capability if the strand number is high [11]. Third, the maximum E-field intensity of the coil E_{\max} is a parameter that should be included in the optimization process. As shown in Fig. 5, for a flat-spiral shape coil, the maximum E-field is near the edge of the coil. From FEA result and curve fitting, a derived numerical equation below can be used for E_{\max} calculation

$$E_{\max} = 0.8 \cdot V_{\text{insu}} \cdot r_o^{-0.21} \cdot r_w^{-0.28} \cdot d^{-0.39}. \quad (21)$$

The insulation voltage between two coils V_{insu} , outer radius r_o , distance between coils d , and radius of the cable of each turn r_w will all affect the maximum electric field, where the unit of d , r_o , r_w are mm, the unit of V_{insu} is kV, and the unit of E_{\max} is kV/mm. From the result, larger r_o , d , and r_w can help to reduce E_{\max} thus increase the coil high voltage insulation capability. However, a larger size coil will lead to lower power density and higher isolation capacitance. Therefore, a multiobjective optimization will be done to determine the geometry of the coil.

B. Inductance and Isolation Capacitance of Coil

1) *Inductance and Coupling Coefficient*: The inductance of multitrn coil structure can be calculated from an equivalent lumped one-turn disk structure times the square of turn number N [46]. Analytical equations for flat spiral structure inductance [47], [48] are shown as follows:

$$L = L(r_i, r_o, N) = \frac{\mu_0 N^2}{(r_o - r_i)^2} \int_0^\pi \int_{r_i}^{r_o} \int_{r_i}^{r_o} \frac{xy \cos \theta}{\sqrt{d^2 + x^2 + y^2 - 2xy \cos \theta}} dx dy d\theta \quad (22)$$

$$M = M(r_i, r_o, N, d) = \frac{\mu_0 N^2}{(r_o - r_i)^2} \int_0^\pi \int_{r_i}^{r_o} \int_{r_i}^{r_o} \frac{xy \cos \theta}{\sqrt{d^2 + x^2 + y^2 - 2xy \cos \theta}} dx dy d\theta \quad (23)$$

where μ_0 is the vacuum permeability, r_i is the inner radius, and N is the turn number. The triple integral calculation can be evaluated by the *integral3* function in MATLAB numerically. Further analytical simplification of these multiple integrals can also be found in [49]. For a symmetric coil pair, the coupling coefficient

$$k = M/L. \quad (24)$$

2) *Isolation Capacitance*: For an ideal parallel plate capacitor, the capacitance can be calculated by

$$C_p = \epsilon S/d \quad (25)$$

where S is the plate area, d is the distance between two plates, and ϵ is the dielectric permittivity. However, this equation is not accurate since it assumes that the electric charge density on the plates is uniform and neglects the fringing field of the edges. A numerical method with high accuracy of calculating isolation capacitance C_p between primary and secondary side coil for flat spiral structure has been proposed in [50] which requires discussion for different parameters. This article proposes a calculation equation for isolation capacitance for flat spiral structure as shown as follows:

$$C_p = \frac{5\epsilon_0 (r_o^2 - r_i^2)^2}{3\pi X} \quad (26)$$

where

$$X = \int_0^\pi \int_{r_i}^{r_o} \int_{r_i}^{r_o} \frac{xy}{\sqrt{x^2 + y^2 - 2xy \cos \theta}} dx dy d\theta - \int_0^\pi \int_{r_i}^{r_o} \int_{r_i}^{r_o} \frac{xy}{\sqrt{d^2 + x^2 + y^2 - 2xy \cos \theta}} dx dy d\theta. \quad (27)$$

Fig. 6 shows the comparison of C_p result between Maxwell 3-D FEA simulation results and calculation results from (26) by sweeping different geometry parameters. The blue curves are calculation results from (26), and the red dots are FEA simulation results. From this figure, the equation can accurately present the isolation capacitance value. The capacitance drops when the distance between two coils is larger but the slope of the curve is decreasing which means keeping increasing distance will not help too much to reduce C_p . The capacitance increases when the coil outer radius increases which is similar to a normal planar capacitor. In addition, increasing inner radius can also reduce the C_p , but the effect is weak when r_i/r_o is smaller than 1/3.

C. Analysis of a Normalized Coil Pair

To analyze the effect of different coil parameters to the inductance and capacitance of the coil pair, coils with different




Fig. 6. Calculation and simulation results comparison of the isolation capacitance C_p when sweeping (a) distance d , (b) outer radius r_o , and (c) inner radius r_i . (a) $r_o = 30$ mm, $r_i = 10$ mm. (b) $r_i = 10$ mm, $d = 30$ mm. (c) $r_o = 40$ mm, $d = 30$ mm.




Fig. 7. Standardized presentation of the WPT coil pair. (a) Multiturn coil pair. (b) Single-turn coil pair. (c) Example coil pair with standardized form.

parameters are presented by a standardized form with dimensionless ratios $C(\alpha, \beta, \gamma, N)$ as shown in Fig. 7 where $\alpha = r_o/d$, $\beta = r_i/r_o$, $\gamma = d/(10 \text{ mm})$, and N is the turn number. First, parameters of the multiturn coil structure can be derived from the single turn disk structure. Second, γ is used to describe the size of the coil pair, where the reference distance value is set to




Fig. 8. (a) Correlation between coupling coefficient and coil shape. (b) Correlation between isolation capacitance and coil shape.




Fig. 9. Coil pair figure of merit under different geometries.

be 10 mm. From (22), (23), and (26), there is

$$\begin{cases} L_{C(\alpha,\beta,\gamma,N)} = \gamma N^2 \cdot L_{C(\alpha,\beta,1,1)} \\ M_{C(\alpha,\beta,\gamma,N)} = \gamma N^2 \cdot M_{C(\alpha,\beta,1,1)} \\ k_{C(\alpha,\beta,\gamma,N)} = k_{C(\alpha,\beta,1,1)} \\ C_{p,C(\alpha,\beta,\gamma,N)} = \gamma \cdot C_{p,C(\alpha,\beta,1,1)}. \end{cases} \quad (28)$$

Since the effect of turns number N , and size of coil γ can both be calculated through (28), only the characteristics of the normalized coil $C(\alpha, \beta, 1, 1)$ are required to be analyzed. The effect of coil shape (i.e., α and β) to k and C_p are shown in Fig. 8, where $m_k = k_{C(\alpha,\beta,1,1)}/k_{C(1,0.5,1,1)}$, and $m_{C_p} = C_{p,C(\alpha,\beta,1,1)}/C_{p,C(1,0.5,1,1)}$.

For coil design, higher coupling coefficient k and lower isolation capacitance C_p are required to increase system efficiency while reducing common mode current generated by high dv/dt . Therefore, a figure of merit m_k/m_{C_p} is calculated to quantify the performance of the coil. From results shown in Fig. 9, the coil pair has the highest figure of merit, which means both high efficiency and low isolation capacitance, when the outer radius of the coil is similar to the distance between two coils (α around

1.2). At the same time, the inner radius to outer radius ratio (β) will not affect the figure of merit too much when β is smaller than 0.5.

D. Other Parameters

1) *Length of Coil Cable*: Length of the coil cable l is used in both of the calculations for ac resistance and self-resonant frequency. For this Archimedean spiral coil shape, the length of the cable can be calculated by

$$l = \int_0^{2\pi N} \sqrt{\left(r_i + \frac{r_w}{\pi}\theta\right)^2 + \left(\frac{r_w}{\pi}\right)^2} d\theta. \quad (29)$$

2) *Self-Resonant Frequency*: The self-resonant frequency of the coil f_{sr} should be much larger than the switching frequency f_s of the converter so that the power is transmitted between coils. Analytical analysis of the flat-spiral coil self-resonant frequency is given in [51], while a simplified equation [52] can be used that

$$f_{sr} = \frac{c}{2l} (0.9923 - 8.6494r_i + 48.869r_i^2 + 0.0728 \ln(p) + 132.896r_w + 0.1484 \ln(N)). \quad (30)$$

where c is the light velocity, and p is the turn spacing.

3) *AC Resistance*: Ac resistance of flat-spiral coil using litz wire is fully analyzed in [53] with both skin effect and proximity effect considered.

IV. COIL WITH FERRITE SHIELDING

Section III analyzed the effect of different parameters of the coil pair. For the designed WPT converter, two coils will be sandwiched by two ferrite shielding layers to increase the inductance of the coil pair thus increase system efficiency and limit EMI interference to the external space around the coil. This section will analyze the case when the ferrite shieldings are included in the system. Since the ferrite works as shielding instead of the path of main magnetic flux as in a traditional transformer and the power level of the converter is low, the ferrite magnetic is considered working only in the linear magnetic region for the following part of this section.

A. Inductance Calculation With Ideal Ferrite Shielding

Coil inductance calculation with ferrite shielding is a difficult part of WPT design. Besides the coil pair itself, the inductance value is affected by many different factors of the shielding including the permeability, thickness, area, and position, etc. To simplify the problem, an ideal shielding is first considered for inductance calculation, and the factors of nonideality will be considered later. In the ideal case, the ferrite shielding has infinite thickness and permeability. The analytical calculation of self-inductance and mutual-inductance of the flat circle coil with ferrite is first solved in [54], and extended to flat-spiral multiturn structure in [55] with high accuracy. However, these analytical works contain complicated calculation procedures which increase the difficulty for the later optimization procedure.




Fig. 10. Coil and mirror coils for self-inductance calculation. (a) Mirror coils start the reflection from the bottom ferrite. (b) Mirror coils start the reflection from the top ferrite.

At the same time, using pure FEA method for parameters extraction will take longer computation time and more data collection effort. Therefore, this article proposes a mirror coil method for self-inductance and mutual-inductance calculation using only two equations of (22) and (23).

From the static electromagnetic field analysis point of view, the ideal ferrite layer changes the boundary condition for this inductance calculation problem and the field can be equivalently presented by the original coil and its mirror coils. Since the coil structure has rotational symmetry, the coil and its mirror coils are shown in a 2-D format in Fig. 10, which can rotate around the z -axis to get the full 3-D structure, where d is the distance between two coils, and d_f is the distance between the coil and its adjacent ferrite. In Fig. 10, Coil A0 is the original coil sandwiched by two ferrite shielding layers. Fig. 10(a) presents the mirror coils series which start the reflection from the bottom ferrite including Coil A1, Coil A2, ..., Coil A(2n - 1), Coil A(2n) and their positions. Fig. 10(b) presents the mirror coils series which start the reflection from the top ferrite including Coil A1', Coil A2', ..., Coil A(2n - 1)', Coil A(2n)' and their positions. These two series of mirror coils are separated for a clearer presentation. Therefore, the self-inductance of coil considering the effect of ideal ferrite shielding layers can be calculated by

$$L_{A_f} = L_{A0} + \sum_{n=1}^{\infty} M_{A0A_n} + \sum_{n=1}^{\infty} M_{A0A_n'} \quad (31)$$

where L_{A_f} is the self-inductance of Coil A with ferrite shielding, L_{A0} is the self-inductance of Coil A without ferrite shielding, M_{A0A_n} is the mutual inductance between Coil A0 and mirror coil Coil A $_n$, n is an integer equal to or greater than 1. L and M can be calculated by (22) and (23).

Fig. 11(a) presents the position of Coil B0, Coil A0, and all the mirror coils of Coil A0. Fig. 11(b) presents the position of Coil A0, Coil B0, and all the mirror coils of Coil B0. With a similar principle, the mutual inductance of the coil pair with




Fig. 11. Coil and mirror coils for mutual-inductance calculation. (a) Coil B, Coil A and its mirror coils. (b) Coil A, Coil B and its mirror coils mirror coils.

ferrite shielding can be calculated by

$$\begin{aligned}
 M_{AB_f} &= M_{A0B0} + \sum_{n=1}^{\infty} M_{A0Bn} + \sum_{n=1}^{\infty} M_{A0Bn'} \\
 &= M_{A0B0} + \sum_{n=1}^{\infty} M_{B0An} + \sum_{n=1}^{\infty} M_{B0An'} \quad (32)
 \end{aligned}$$

where M_{AB_f} is the mutual-inductance of the coil pair with ferrite shielding, M_{A0B0} is the mutual-inductance of the coil pair without ferrite shielding, M_{A0Bn} is the mutual inductance between Coil A0 and mirror coil Coil Bn, L and M can be calculated by (22) and (23). When calculating inductance value by (31) and (32), with increasing n , the mutual inductance of M_{A0An} , M_{A0Bn} will keep decreasing because the distance between the original coil to the mirror coil will become larger, and finally negligible compared to the inductance without ferrite shielding layers. To reduce calculation duration while keeping the accuracy, the series is calculated until $n = 4$, so the equations can be simplified to be

$$\begin{aligned}
 L_{A_f} &= L_{A0} + M_{A0A1} + M_{A0A1'} + M_{A0A2} + M_{A0A2'} \\
 &\quad + M_{A0A3} + M_{A0A3'} + M_{A0A4} + M_{A0A4'} \\
 &= M(0) + M(2d_f) + M(2d + 2d_f) + M(2d + 4d_f) \\
 &\quad + M(2d + 4d_f) \\
 &\quad + M(2d + 6d_f) + M(4d + 6d_f) + M(4d + 8d_f) \\
 &\quad + M(4d + 8d_f) \quad (33)
 \end{aligned}$$

$$\begin{aligned}
 M_{AB_f} &= M_{A0B0} + M_{A0B1} + M_{A0B1'} + M_{A0B2} + M_{A0B2'} \\
 &\quad + M_{A0B3} + M_{A0B3'} + M_{A0B4} + M_{A0B4'}
 \end{aligned}$$




Fig. 12. Error of the simplified equations for numerical calculation of coil pair with ideal magnetic shielding. (a) Self-inductance. (b) Mutual inductance.

$$\begin{aligned}
 &= M(d) + M(d + 2d_f) + M(d + 2d_f) + M(d + 4d_f) \\
 &\quad + M(3d + 4d_f) \\
 &\quad + M(3d + 6d_f) + M(3d + 6d_f) + M(3d + 8d_f) \\
 &\quad + M(5d + 8d_f) \quad (34)
 \end{aligned}$$

where the parameter in the bracket is the distance between the original coil and mirror coil for each mutual-inductance calculation. Fig. 12 summarized the percentage error of calculation results from (33) and (34) compared with FEA simulation. From this figure, the error of the calculation is less than 5%, for parameter sweeping of α and δ (d_f/d), for both self-inductance and mutual-inductance calculation. For author's computer with Intel i7-8700 CPU, if 3-D FEA method is used extracting mutual inductance with 3-D coil model, the simulation duration for each structure takes around 60 min. Considering the coils' rotational symmetry, 2-D cross-sectional model can be used for simplification which can drastically reduce the simulation time for each data point to around 5 min. As a comparison, it takes only around 0.3 s in MATLAB for calculation from (33) or (34) when the accuracy of the *integral3* is set to be 0.0001. Considering more than thousands of data points to collect, the saved time is enormous.

B. Factors From Nonidealities of Ferrite Layer

With the mirror image method, the inductance of the coil pair sandwiched by ferrite shielding layers can be calculated by the numerical method. However, the result is based on the assumption that ferrite shielding is ideal. In this section, nonidealities of the ferrite shielding layers will be discussed to illustrate their effect on inductance calculation.

1) *Permeability and Thickness of the Ferrite Shielding*: Multiple magnetic shielding sheets with different thickness h , permeability μ_r , flexibility, and the manufacturer have been tested with the same coil. Self-inductance measurement results from impedance analyzer are shown in Table I. From this table, several conclusions can be drawn. First, although a flexible magnetic sheet is convenient for special shape applications, the permeability is usually much lower since it uses small magnetic particles and glue to mix them together. Second, the inductance will increase when the product of permeability and thickness increases

TABLE I
SELF-INDUCTANCE OF COIL WITH DIFFERENT MAGNETIC SHIELDING

	L (μH)	h (mm)	μ_r	Flexibility	Manufacturer
1	13.95	0.5	140	Yes	KEMET
2	13.60	0.3	160	Yes	KEMET
3	15.12	1.1	540	No	Laird
4	15.13	1.1	2500	No	Laird
5	12.38	0.1	220	Yes	TDK
6	12.95	0.18	135	Yes	TDK
7	15.33	5	3000	No	TDK
8	14.09	0.3	230	Yes	Würth
9	14.61	0.5	220	Yes	Fair-Rite
0	9.90	no magnetic shielding			




Fig. 13. Ratio of coil self-inductance with and without magnetic shielding with different product of permeability and thickness.

because a higher product of permeability and thickness means higher shielding capability of the magnetic layer, which reduces leakage field and increase magnetic field between coils. Third, the inductance increases with the product, but the increasing speed becomes slower. Note that compared with sample number 3, sample number 7 has 25 times higher product but only 1.014 times higher self-inductance. As shown in Fig. 13, the x -axis is the product of the μ_r and h and the y -axis is the self-inductance of the coil with magnetic shielding L_f over the self-inductance of the coil without magnetic shielding L_0 . The red dots are measurement results with samples from Table I, and the blue curve is the curve fitting result from those measurements. The dashed line shows the maximum L_f/L_0 it can achieve, i.e., the ideal case with infinite ferrite thickness and permeability. From the figure, the ferrite can be considered ideal if the product of h and μ_r is larger than 1000 mm since the difference between this L_f and the L_f with ideal ferrite is less than 3%. Therefore, choosing a proper magnetic shielding sheet helps to increase the inductance of the coils and keep a reasonable size of magnetics which matches the result in [56].

2) *Size and Position of the Ferrite Shielding*: Besides the thickness and permeability, the size and position of the ferrite shielding will also affect its performance. An ideal ferrite shielding with infinite radius is not practical in the real application. Since the coil discussed in this article is a flat spiral shape, so the ferrite shielding is designed in the shape of a circular disk. The radius of the ferrite shielding is r_f and the distance between the shielding to the coil is d_f . Fig. 14 presents the effect of ferrite shielding size. In this figure, the x -axis is r_f/r_o which presents the size of the ferrite shielding; y -axis is d_f/r_o which presents




Fig. 14. Effect of the size and position of the magnetic shielding layer to the self-inductance of the coil pair.

different positions of the shielding; the color of the figure is $L_f/L_{f,\max}$ which is the ratio of the coil self-inductance with the specific size ferrite and coil self-inductance with the infinitely large ferrite. From this figure, it can be claimed that when the radius of the ferrite is larger than 1.05 of the radius of the coil, the shielding effect to coil self-inductance will be more than 90% compared with an ideal infinite large ferrite. As for the coupling coefficient k , an empirical equation is derived through parameter sweeping in FEA simulation. Note that this equation is accurate (5% error) only within a specific parameter range as shown as follows:

$$k = (0.3074\alpha - 0.1171) \cdot \lambda^{-0.45} \cdot \kappa^{0.21} \quad (35)$$

where

$$\begin{cases} \alpha \in (0.75, 2) \\ \lambda = (d + 2d_f)/d \in (1, 2) \\ \kappa = r_f/r_o \in (0.75, 2) \end{cases} \quad (36)$$

As a brief summary, the coil self- and mutual-inductance can be calculated by (33) and (34) numerically for the ideal shielding case. For the nonideal condition, the thickness and permeability effect can be negligible if the product of them is higher than 1000 mm; the effect of shielding size to self-inductance can be negligible if κ is higher than 1.05. At the same time, the coupling coefficient k for coils with nonideal ferrite can be calculated through (35). Therefore, the self- and mutual-inductance of coil pair with nonideal shielding layers can both be calculated numerically without FEA simulation.

C. AC Resistance of Coil With Magnetic Shielding

AC resistance of litz wire coil with magnetic shielding can be calculated through [57] accurately.

TABLE II
VARIABLES OF THE MULTIOBJECTIVE OPTIMIZATION

d	10 - 50 mm	r_o	10 - 50 mm
f_s	200 - 2000 kHz	d_f	0 - 10 mm
r_w	0.6 - 1.5 mm	N_s	255 - 2700
d_{c_j}	AWG 44 - 48		

V. MULTIOBJECTIVE OPTIMIZATION AND CONVERTER PROTOTYPE

A. Multiobjective Optimization

For the WPT designed specifically as an MV APS, three design requirements should be met at the same time. First, the efficiency η of the converter should be high. Compared to losses of the megawatt power rating MV converter, losses from APS contributed to the total system are negligible. However, the space of the power cell is very limited due to the highly compact design requirements. Therefore, the high efficiency can help APS shrink the size without having thermal dissipation issues. Second, the coil pair should have low isolation capacitance C_p between transmitter and receiver. For SiC-based power cell, the switching node of the half-bridge can have dv/dt as high as 100 V/ns. The coupling capacitance should be minimized to reduce the induced common-mode current since this electromagnetic interference (EMI) problem can ruin the performance of controllers and sensors. Third, the coil should have adequate insulation capability considering MV converter applications. Therefore, a multiobjective optimization process taking all the requirements into consideration is necessary.

For the multiobjective optimization, sweeping variables are summarized in Table II, including the distance between the two coils d , outer radius the coil r_o , switching frequency f_s , distance between the coil and its neighboring ferrite d_f , and different types of litz wire (radius of litz wire r_w , strand number N_s , and diameter of each strand d_{c_j}). Parameters of litz wire come from the datasheet of New England Wire. Based on the E-field design criterion, the E_{max} should be lower than 2.4 kV/mm [11] to avoid partial-discharge (PD) of coil under high voltage excitation. From (21), the PD-free maximum allowed insulation voltage V_{max} for different coil geometry can be calculated as

$$V_{max} = \frac{E_{max}(2.4 \text{ kV/mm})}{0.8 \cdot r_o^{-0.21} \cdot r_w^{-0.28} \cdot d^{-0.39}}. \quad (37)$$

The multiobjective optimization result is shown in Fig. 15 with converter efficiency η , coupling capacitance C_p , power density of the coil ρ , and the maximum allowed PD-free isolation voltage V_{max} . From the optimization space with solutions shown in Fig. 15, the effect of different parameters is clearly shown. For the outer radius r_o , each “layer” of dots in Fig. 15 represents solutions with the same coil outer radius. Larger r_o means lower ρ , larger C_p , higher η , and higher V_{max} . For the distance between two coils d , within the same “layer” of dots in the optimization space, each vertical line represents solutions with the same coil distance. Larger d means lower ρ , lower C_p , lower η , and higher V_{max} . Dots within each vertical line of the optimization space shows the effect of other parameters include different litz wire,




Fig. 15. Parameters sweeping result with variables presented in Table II.




Fig. 16. Multiobjective optimization result of the WPT converter. (a) Maximum PD-free insulation voltage is included. (b) Ratio of outer radius to coil distance is included.

switching frequency, and distance between coil and ferrite. From Fig. 15, those parameters will not affect the ρ and C_p , but will affect η , and V_{max} .

Since the power density is not the key optimization goal in the application, the problem is simplified to be multiobjective optimization among η , C_p , and V_{max} as described in Fig. 16(a). For a 100-W WPT converter, if the converter efficiency is the only factor under consideration, η can be as high as 96%. However, if both the converter efficiency and isolation capacitance are considered, the optimal design cases reside on the fundamental Pareto-front of the optimization result, which is the envelope of the dark blue dots marked by the left black dashed line. From the coil construction point of view, in order to minimize C_p , those possible designs with a small distance d between the coils or large radius r_o should be excluded. Furthermore, if the insulation capability is also considered at the same time, the possible design regions will move toward the right from the fundamental Pareto-front line. For the 27-kV insulation requirement, the final possible design points are along with the

TABLE III
OPTIMIZED PARAMETERS FOR COIL IN WPT CONVERTER

r_i	1 mm	r_o	40 mm
d	34 mm	d_f	5 mm
r_w	1.2 mm	N	16
N_s	1725	d_{cj}	AWG 46
f_s	1 MHz	V_{max}	27 kV
η	93.19%	C_p	2.65 pF
P_o	100 W	V_o	48 V




Fig. 17. Hardware prototype of the WPT converter, ferrite, coil, bobbin, and coil cover.




Fig. 18. Primary and secondary side PCB with 50×50 mm size.

envelope of all the light yellow dots marked by the right black dashed line in Fig. 16(a). Thus, the litz wire cable radius r_w can not be too small; otherwise, the maximum E-field intensity is too large to meet the design criterion. Therefore, from the viewpoint of insulation, there is a lower limit for the litz wire radius, although it seems over-designed for the circuit power rating. Instead of using color to present the insulation voltage, Fig. 16(b) utilizes color to present α in logarithm scale which proves the conclusion presented in Fig. 9 that the best shape for both high k (thus η) and low C_p can be achieved if α is near 1. Too large α will lead to high C_p while too small α will lead to low η . The final optimized solution is selected at the knee point along the right dashed line in Fig. 16(a), and the coil parameters of the selected design are summarized in Table III.

B. Converter Prototype

The converter prototype, coil, ferrite, and bobbin are all shown in Fig. 17. Important components on the primary side PCB and secondary side PCB are marked in Fig. 18. The primary side converter includes the low voltage APS, oscillator for driving signal, GaN device gate driver, eFuse (TPS16630 for protection and soft start-up), GaN-based full-bridge inverter, and compensation capacitors. The secondary side includes the resonant tank, diode rectifier, and output filter. A dc–dc converter is used to

TABLE IV
COMPARISON OF OPTIMIZATION RESULT AND MEASUREMENT RESULT OF COIL PARAMETERS

	Optimization Result	Measurements Result
L_1	12.04 μ H	11.37 μ H
L_M	2.16 μ H	2.01 μ H
C_p	2.65 pF	2.76 pF
R_{ac}	236 m Ω	247 m Ω
η	93.19%	92.78%




Fig. 19. Operating waveforms of the WPT converter.

transfer the input 48–5 V supplying voltage and power for the silicone oscillator and GaN device gate driver. The LTC6908 oscillator generates the gate PWM signal to the gate driver with a 50% duty cycle and 1 MHz frequency. The LMG1210 from TI is used as the GaN device gate driver with a bootstrap circuit and tunable deadtime. The EPC2016 C is selected to be the GaN device with 100 V_{VDS}, 16 m $R_{DS(ON)}$, and 210 pF output capacitance. For the resonant capacitor, COG/NP0 type capacitors are used since their capacitance is accurate and stable under different temperatures and voltages. The converter PCB size is 50 mm \times 50 mm for both sides. From Table IV, the optimization result and the measurement result match accurately which proves the validity of the design and optimization process.

VI. EXPERIMENTAL VALIDATIONS

A. Circuit Operation

1) *Operating Waveforms*: Fig. 19 shows the normal operating waveforms of the WPT converter including the gate signal and drain to source voltage of the MOSFET S_2 , v_{GS2} , v_{DS2} , primary side coil current i_1 , and secondary side coil current i_{const} . The gate signal is 1 MHz, 5 V pulse generated from the GaN gate driver. The device drain to source voltage is 48 V, 50% duty cycle. Also, when comparing v_{GS2} and v_{DS2} , ZVS is achieved. Current i_1 is not in phase with v_{DS2} perfectly, so the inductive current is used to charge and discharge the output capacitance of the GaN devices. Fig. 20 shows the efficiency and output voltage of the WPT converter under different load conditions. Since perfect resonance of all LC parameters is not realistic, the output voltage is not exactly the same under different loads for an uncontrolled open-loop system. From the 10 to 100 W




Fig. 20. Efficiency and output voltage of WPT with different load.





Fig. 21. Soft start-up procedure of the WPT converter.

case, the output voltage will have +8% to -4% output voltage difference. For efficiency, the peak efficiency is 92.78% under full load. Most of the losses come from the ac losses of the coil and the secondary side full-bridge diode rectifier. Since the WPT secondary side coil is working as a constant current source, the loss from i_{const} always exists which causes an efficiency drop in the light load condition.

2) *Soft Start-Up*: Since there is no feedback control and variable frequency control implemented for this converter, an eFuse TPS16630 from TI is implemented in the main power path functioning overcurrent protection, UVLO, OVLO, and soft-startup by limiting the current passing through it. Fig. 21 shows the soft-startup procedure of the WPT converter. When the 48 V is fed in the system, the oscillator and gate driver start to work so v_{GS2} appears. After tens of milliseconds, the eFuse is on but the current flowing through it is limited to the maximum allowed value. Using a constant current to charge the output capacitor will make the output voltage increase linearly from 0 to 48 V without overshoot.

3) *Value of C_2* : As analyzed before, capacitor C_2 is used to tune the loading impedance of the full-bridge inverter, which should compensate for the excessive reactive power but leave some inductive current for soft-switching of the MOSFETs as shown in Fig. 19. Besides the case when $C_2 = 2.547\text{ nF}$, the other two cases where C_2 is either too large or too small are also tested with coil current and zoomed-in turn-OFF transient

Fig. 22. For different C_2 values. (a) Voltage waveforms during turn-OFF transient. (b) Coil current waveforms.

presented in Fig. 22. The blue curves present the test waveforms and zoomed-in switching transient when $C_2 = 2.4\text{ nF}$. In this case, although ZVS can be achieved, too much reactive power will increase the primary side current i_1 . Peak value of i_1 is 4.85 A while the peak value of i_1 in Fig. 19 is 3.85 A. This circulating current will cause more conduction losses on the coil and GaN devices. On the contrary, yellow curves present the test waveforms and zoomed-in switching transient when $C_2 = 2.647\text{ nF}$. In this case, the loading impedance from the full-bridge inverter is almost pure resistive. Although the peak value of i_1 is as small as 3.60 A, ZVS cannot be achieved which increases the switching loss. In this case, hard switching also causes higher spikes and ringing of v_{GS} and v_{DS} which can cause overvoltage and shoot-through problems. Therefore, a fine-tuned C_2 value is required to have a tradeoff between switching loss and conduction loss. Going back to (20), considering deadtime t_{d} of 12 ns, C_{oss} of 210 pF, and all the other parameters of the coil and converter, the calculated C_2 should be 2.52 nF which matches the testing result accurately.

B. Insulation Tests

The first set of tests are done to prove the assumption that the e-field condensed area for the coil is around its outer edge. As shown in Fig. 23, both the nondestructive PD test and destructive flashover test have proved that the weak point, i.e., the E-field condensed area, is at the outer edge of the coil. The final insulation of the transmitter and receiver coils is then validated by PD experiments. Under a distance of 34 mm, no discharge events are captured until around 33 kV dc. Similarly, no detectable PD between the coils can be captured under line frequency ac excitation with a peak value of 33 kV. As a summary, the PD-free voltage level for the designed coil is at least 33 kV, which is about 20 % higher than our insulation design target detailed test setup




Fig. 23. Insulation verification tests. (a) PD happened around the edge of the coils. (b) Flashover happened at the edge of the coils.




Fig. 24. Thermal map of the WPT converter. (a) 160 W output power with natural air cooling. (b) 160 W output power with forced air cooling. (c) 200 W output power with forced air cooling.

and result and also be found in [11]. In order to further increase the insulation system reliability and insulation capability, a coil cover can be added as a barrier which can push the flashover voltage much higher, to more than 40 kV.

C. Thermal Performance and Isolation Capacitance

To test the thermal performance and limitation of the designed WPT converter, continuous tests with output power more than required and are done as shown in Fig. 24. From the steady-state thermal map, the hottest spot on the primary side is the eFuse, and the hottest spot on the secondary side PCB is the rectifier diode. With 160 W output power, the diode rectifier temperature can be as high as 119 °C for natural air cooling and drops to 65 °C with forced air cooling. With forced-air cooling, the output power can even be pushed higher to 200 W with 80 °C temperature for the diode rectifier.

The isolation capacitance is measured through an impedance analyzer. For WPT without a coil cover, the measured C_p value is 2.78 pF. For WPT with a coil cover, the measured C_p value is 3.02 pF.

VII. CONCLUSION

This article proposes an analytical design and optimization process for coil and magnetics in WPT converter for APS.

The calculation equation for isolation capacitance for flat spiral structure is given. In addition, mirror method is used to calculate the self- and mutual-inductance of coil with magnetic shielding so that the parameters can be calculated without using FEM simulation. An efficiency, isolation capacitance, insulation capability multiobjective optimization is done to optimize the coil specifically for APS application. A GaN-based 100-W dc-dc converter is used as prototype to validate the design and optimization of the coil and magnetic.

REFERENCES

- [1] F. F. Wang and Z. Zhang, "Overview of silicon carbide technology: Device, converter, system, and application," *CPSS Trans. Power Electron. Appl.*, vol. 1, no. 1, pp. 13–32, Dec. 2016.
- [2] X. She, A. Q. Huang, Ó. Lucía, and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193–8205, Oct. 2017.
- [3] S. Ji, Z. Zhang, and F. Wang, "Overview of high voltage SiC power semiconductor devices: Development and application," *CES Trans. Elect. Mach. Syst.*, vol. 1, no. 3, pp. 254–264, 2017.
- [4] Q. Zhang, R. Callanan, M. K. Das, S.-H. Ryu, A. K. Agarwal, and J. W. Palmour, "SiC power devices for microgrids," *IEEE Trans. Power Electron.*, vol. 25, no. 12, pp. 2889–2896, Dec. 2010.
- [5] S. Mocevic *et al.*, "Power-cell design and assessment methodology based on a high-current 10 kV SiC MOSFET half-bridge module," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 4, pp. 3916–3935, Aug. 2021.
- [6] T. Meng, Y. Song, Z. Wang, H. Ben, and C. Li, "Investigation and implementation of an input-series auxiliary power supply scheme for high-input-voltage low-power applications," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 437–447, Jan. 2018.
- [7] S. Zong, Q. Zhu, W. Yu, and A. Q. Huang, "Auxiliary power supply for solid state transformer with ultra high voltage capacitive driving," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2015, pp. 1008–1013.
- [8] J. Won, G. Jalali, X. Liang, C. Zhang, S. Srdic, and S. M. Lukic, "Auxiliary power supply for medium-voltage power converters: Topology and control," *IEEE Trans. Ind. Appl.*, vol. 55, no. 4, pp. 4145–4156, Jul./Aug. 2019.
- [9] J. Liu, S. Zhong, J. Zhang, Y. Ai, N. Zhao, and J. Yang, "Auxiliary power supply for medium-/high-voltage and high-power solid-state transformers," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4791–4803, May 2020.
- [10] *IEEE Guide for the Functional Specification of Medium Voltage (1 kV to 35 kV) Electronic Shunt Devices for Dynamic Voltage Compensation*, IEEE Standard 1623–2004, 2005.
- [11] K. Sun, Y. Xu, J. Wang, R. Burgos, and D. Boroyevich, "Insulation design of wireless auxiliary power supply for medium voltage converters," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 4, pp. 4200–4211, Aug. 2021.
- [12] H. Fujita, "A resonant gate-drive circuit with optically isolated control signal and power supply for fast-switching and high-voltage power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5423–5430, Nov. 2013.
- [13] X. Zhang *et al.*, "A 15 kV SiC MOSFET gate drive with power over fiber based isolated power supply and comprehensive protection functions," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2016, pp. 1967–1973.
- [14] A. Vazquez Carazo, "Piezoelectric transformers: An historical review," *Actuators*, vol. 5, no. 2, 2016, Art. no. 12.
- [15] L. Wang, R. P. Burgos, and A. Vazquez Carazo, "Design and analysis of tunable piezoelectric transformer based DC/DC converter with AC output inductor," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2020, pp. 1398–1403.
- [16] K. Mainali, S. Madhusoodhanan, A. Tripathi, K. Vechalapu, A. De, and S. Bhattacharya, "Design and evaluation of isolated gate driver power supply for medium voltage converter applications," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2016, pp. 1632–1639.
- [17] T. Batra, G. Gohil, A. K. Sesham, N. Rodriguez, and S. Bhattacharya, "Isolation design considerations for power supply of medium voltage silicon carbide gate drivers," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2017, pp. 2552–2559.

- [18] D. N. Dalal *et al.*, "Gate driver with high common mode rejection and self turn-on mitigation for a 10 kV SiC MOSFET enabled MV converter," in *Proc. 19th Eur. Conf. Power Electron. Appl.*, 2017, pp. P.1–P.10.
- [19] A. Kadavelugu and S. Bhattacharya, "Design considerations and development of gate driver for 15 kV SiC IGBT," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2014, pp. 1494–1501.
- [20] D. Pefittis, M. Antivachis, and J. Biela, "Auxiliary power supply for medium-voltage modular multilevel converters," in *Proc. 17th Eur. Conf. Power Electron. Appl.*, 2015, pp. 1–11.
- [21] J. Hu, J. Wang, R. Burgos, B. Wen, and D. Boroyevich, "High-density current-transformer-based gate-drive power supply with reinforced isolation for 10-kV SiC MOSFET modules," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2217–2226, Sep. 2020.
- [22] N. Yan, J. Hu, J. Wang, D. Dong, and R. Burgos, "Design analysis for current-transformer based high-frequency auxiliary power supply for SiC-based medium voltage converter systems," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2020, pp. 1390–1397.
- [23] J. Gottschlich, M. Schäfer, M. Neubert, and R. W. De Doncker, "A galvanically isolated gate driver with low coupling capacitance for medium voltage SiC MOSFETS," in *Proc. 18th Eur. Conf. Power Electron. Appl.*, 2016, pp. 1–8.
- [24] S. Sen, L. Zhang, X. Feng, and A. Q. Huang, "High isolation auxiliary power supply for medium-voltage power electronics building block," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2020, pp. 2249–2253.
- [25] S. Am, P. Lefranc, D. Frey, and R. Hanna, "Design methodology for very high insulation voltage capabilities power transmission function for IGBT gate drivers based on a virtual prototyping tool," *IET Power Electron.*, vol. 10, no. 5, pp. 545–554, 2016.
- [26] L. Zhang *et al.*, "Design considerations of high-voltage-insulated gate drive power supply for 10 kV SiC MOSFET in medium-voltage application," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2019, pp. 425–430.
- [27] B. Sarrazin, R. Hanna, P. Lefranc, S. Am, F. Dumas, and J.-P. Lavieville, "Insulated power supply for gate drivers up to 40 kV for medium-voltage direct current applications," *IET Power Electron.*, vol. 10, no. 15, pp. 2143–2148, 2017.
- [28] A. Anurag, S. Acharya, Y. Prabowo, G. Gohil, and S. Bhattacharya, "Design considerations and development of an innovative gate driver for medium-voltage power devices with high dv/dt ," *IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5256–5267, Jun. 2019.
- [29] B. Sun, R. Burgos, and D. Boroyevich, "Ultralow input—output capacitance PCB-embedded dual-output gate-drive power supply for 650 V GaN-based half-bridges," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1382–1393, Feb. 2019.
- [30] C. Marxgut, J. Biela, J. W. Kolar, R. Steiner, and P. K. Steimer, "DC-DC converter for gate power supplies with an optimal air transformer," in *Proc. 25th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2010, pp. 1865–1870.
- [31] D. Rothmund, D. Bortis, and J. W. Kolar, "Highly compact isolated gate driver with ultrafast overcurrent protection for 10 kV SiC MOSFETs," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 4, pp. 278–291, 2018.
- [32] B. Wunsch, D. Zhelev, and B. Oedegard, "Externally-fed auxiliary power supply of MMC converter cells," in *Proc. 18th Eur. Conf. Power Electron. Appl.*, 2016, pp. 1–10.
- [33] B. Wunsch, J. Bradshaw, I. Stevanović, F. Canales, W. Van-der-Merwe, and D. Cottet, "Inductive power transfer for auxiliary power of medium voltage converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2015, pp. 2551–2556.
- [34] K. Kusaka *et al.*, "Galvanic isolation system for multiple gate drivers with inductive power transfer—Drive of three-phase inverter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 4525–4532.
- [35] S. Y. Hui, S. C. Tang, and H. S.-H. Chung, "Optimal operation of coreless PCB transformer-isolated gate drive circuits with wide switching frequency range," *IEEE Trans. Power Electron.*, vol. 14, no. 3, pp. 506–514, May 1999.
- [36] S. C. Tang, S. Y. Hui, and H. S.-H. Chung, "Characterization of coreless printed circuit board (PCB) transformers," *IEEE Trans. Power Electron.*, vol. 15, no. 6, pp. 1275–1282, Nov. 2000.
- [37] O. C. Spro *et al.*, "Optimized design of multi-MHz frequency isolated auxiliary power supply for gate drivers in medium-voltage converters," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9494–9509, Sep. 2020.
- [38] O. C. Spro, F. Mauseth, and D. Pefittis, "High voltage insulation design of coreless, planar PCB transformers for multi-MHz power supplies," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 8658–8671, Aug. 2021.
- [39] V. T. Nguyen, G. Veera Bharath, and G. Gohil, "Design of isolated gate driver power supply in medium voltage converters using high frequency and compact wireless power transfer," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2019, pp. 135–142.
- [40] B. Fan *et al.*, "Cell capacitor voltage switching-cycle balancing control for modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 37, no. 3, pp. 2525–2530, Mar. 2022.
- [41] J. Yu and R. Burgos, "Operation and control of converters having integrated capacitor blocked transistor cells," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2020, pp. 2625–2632.
- [42] K. Sun, N. Yan, J. Wang, D. Dong, R. Burgos, and D. Boroyevich, "Auxiliary power network architecture for 10 kV SiC-based power electronics building blocks," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2020, pp. 1347–1352.
- [43] J. Feng, Q. Li, F. C. Lee, and M. Fu, "LCCL-LC resonant converter and its soft switching realization for omnidirectional wireless power transfer systems," *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 3828–3839, Apr. 2021.
- [44] W. Zhang and C. C. Mi, "Compensation topologies of high-power wireless power transfer systems," *IEEE Trans. Veh. Technol.*, vol. 65, no. 6, pp. 4768–4778, Jun. 2016.
- [45] J. Acero, J. Serrano, C. Carretero, I. Lope, and J. M. Burdío, "Analysis and design of tubular coils for wireless inductive power transfer systems," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2017, pp. 848–854.
- [46] M. Lu and K. D. T. Ngo, "Systematic design of coils in series—series inductive power transfer for power transferability and efficiency," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3333–3345, Apr. 2018.
- [47] S. Babic, S. Salon, and C. Akyel, "The mutual inductance of two thin coaxial disk coils in air," *IEEE Trans. Magn.*, vol. 40, no. 2, pp. 822–825, Mar. 2004.
- [48] J. T. Conway, "Analytical solutions for the self- and mutual inductances of concentric coplanar disk coils," *IEEE Trans. Magn.*, vol. 49, no. 3, pp. 1135–1142, Mar. 2013.
- [49] F. W. Grover, *Inductance Calculations: Working Formulas and Tables*. Chelmsford, MA, USA: Courier Corporation, 2004.
- [50] H. Nishiyama and M. Nakamura, "Capacitance of disk capacitors," *IEEE Trans. Compon., Hybrids, Manuf. Technol.*, vol. 16, no. 3, pp. 360–366, May 1993.
- [51] B. Breitkreutz and H. Henke, "Calculation of self-resonant spiral coils for wireless power transfer systems with a transmission line approach," *IEEE Trans. Magn.*, vol. 49, no. 9, pp. 5035–5042, Sep. 2013.
- [52] H. Yun, G. Lee, and W. S. Park, "Formula for self-resonant frequency of archimedean spiral coils," *Electron. Lett.*, vol. 50, no. 25, pp. 1974–1975, 2014.
- [53] I. Lope, J. Acero, and C. Carretero, "Analysis and optimization of the efficiency of induction heating applications with Litz-wire planar and solenoidal coils," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 5089–5101, Jul. 2016.
- [54] W. G. Hurley and M. C. Duffy, "Calculation of self and mutual impedances in planar magnetic structures," *IEEE Trans. Magn.*, vol. 31, no. 4, pp. 2416–2422, Jul. 1995.
- [55] J. Acero, C. Carretero, I. Lope, R. Alonso, Ó. Lucia, and J. M. Burdío, "Analysis of the mutual inductance of planar-lumped inductive power transfer systems," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 410–420, Jan. 2013.
- [56] W. A. Roshen, "Effect of finite thickness of magnetic substrate on planar inductors," *IEEE Trans. Magn.*, vol. 26, no. 1, pp. 270–275, Jan. 1990.
- [57] M. Lu and K. D. T. Ngo, "Analytical calculation of proximity-effect resistance for planar coil with litz wire and ferrite plate in inductive power transfer," *IEEE Trans. Ind. Appl.*, vol. 55, no. 3, pp. 2984–2991, May/Jun. 2019.



Keyao Sun (Student Member, IEEE) received the B.S. degree in electrical engineering from Tsinghua University, Beijing, China, in 2014, the M.S. degree in electrical engineering from the Swiss Federal Institute of Technology, Zürich, Switzerland, in 2016, and the Ph.D. degree from Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, in 2021.


His research interests include design of gate-driver, high efficiency, high power density dc-dc converter, wireless power transfer, etc.



Jun Wang (Member, IEEE) received the B.S. and M.S. degrees from Zhejiang University, Hangzhou, China, in 2007 and 2010, respectively, and the Ph.D. degree from Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, VA, USA, in 2017, all in electrical engineering.

From 2010 to 2012, he was with GE Power Conversion, Shanghai, China, on design, integration, and testing of tens-of-megawatts medium-voltage drives and grid-interfaced converters. From 2018 to 2020, he stayed with the Bradley Department of Electrical and Computer Engineering and the Center for Power Electronics Systems, Virginia Tech, as a Research Assistant Professor. He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, University of Nebraska-Lincoln, Lincoln, NE, USA. His research interests include modeling, control, and design of WBG medium-voltage modular power conversion and protection systems for grid modernization and transportation electrification.

Dr. Wang was the recipient of the William M. Portnoy Best Paper Award from IAS PEDCC in 2018 and 2020, respectively.




Rolando Burgos (Senior Member, IEEE) received the B.S. degree in electronics engineering, the electronics engineering professional degree, and the M.S. and Ph.D. degrees in electrical engineering from the University of Concepción, Concepción, Chile, in 1995, 1997, 1999, and 2002 respectively.

In 2002, he joined as Postdoctoral Fellow with the Center for Power Electronics Systems (CPES), Virginia Tech, Blacksburg, VA, USA, becoming Research Scientist, in 2003, and Research Assistant Professor in 2005. In 2009, he joined ABB Corporate

Research, Raleigh, NC, USA, where he was a Scientist from 2009 to 2010, and a Principal Scientist from 2010 to 2012. In 2010, he was appointed as an Adjunct Associate Professor with the Electrical and Computer Engineering Department, Future Renewable Electric Energy Delivery and Management Systems Center, North Carolina State University, Raleigh, NC, USA. In 2012, he returned to Virginia Tech as an Associate Professor with The Bradley Department of Electrical and Computer Engineering, where he earned his tenure in 2017, was promoted to a Professor in 2019. Since 2021 he has been the Director of CPES. His research interests include high power density widebandgap semiconductor-based power conversion—low-voltage and medium-voltage applications, packaging and integration, electromagnetic interference (EMI) and electromagnetic compatibility (EMC), multiphase multilevel power converters, modeling and control, grid power electronics systems, and the stability of ac and dc power systems.

Dr. Burgos is a Member of the IEEE Power Electronics Society, where he currently serves as Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS, and the *IEEE Journal of Emerging and Selected Topics in Power Electronics*. He is the past Chair of the Technical Committee on Power and Control Core Technologies. He is also a Member of the IEEE Industry Applications Society, the IEEE Industrial Electronics Society, and the IEEE Power and Energy Society.



Dushan Boroyevich (Life Fellow, IEEE) received the Dipl.Ing. degree from the University of Belgrade, Belgrade, Serbia, in 1976, the M.S. degree from the University of Novi Sad, Novi Sad, Serbia, in 1982, and the Ph.D. degree from Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, VA, USA, in 1986.

From 1986 to 1990, he was an Assistant Professor and the Director of the Power and Industrial Electronics Research Program with the Institute for Power and Electronic Engineering, University of Novi Sad. He then joined the Bradley Department of Electrical and Computer Engineering, Virginia Tech, as an Associate Professor. He is now the University Distinguished Professor with the Department and Director of the Center for Power Electronics Systems. His research interests include electronic power distribution systems, multiphase power conversion, power electronics systems modeling and control, and integrated design of power converters.

Prof. Boroyevich is a member of the US National Academy of Engineering. He was the recipient of four honorary professorships and numerous other awards, including the IEEE William E. Newell Power Electronics Technical Field Award and the European Power Electronics Association Outstanding Achievement Award. He was the President of the IEEE Power Electronics Society from 2011 to 2012.



Joshua Stewart (Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from the University of New Mexico, Albuquerque, NM, USA, in 2015 and 2017, respectively. He is currently working toward the Ph.D. degree in electrical engineering with the Center for Power Electronics Systems, Virginia Tech, Blacksburg, VA, USA.

His research interests include insulation and high voltage power electronics converter design.



Ning Yan (Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Virginia Tech, Blacksburg, USA, in 2018 and 2020, respectively. She is currently working toward the Ph.D. degree in power electronics with the Center for Power Electronics Systems, Virginia Tech, Blacksburg, VA, USA.

Her research interests include the design of high-frequency auxiliary power supplies for medium-voltage converter systems.