

Switching Characteristic Analysis and Application Assessment of SiC MOSFET With Common Source Inductance and Kelvin Source Connection

Yang Li ¹, Student Member, IEEE, Yan Zhang ¹, Member, IEEE, Yuan Gao, Sixing Du ¹, Member, IEEE, and Jinjun Liu ¹, Fellow, IEEE

Abstract—SiC MOSFETs with packages of common source inductance (TO-247-3) and kelvin source connection (TO-247-4) are both widely used devices in the existing power conversion. Transient analysis of switching characteristics reveals some evaluation mistakes and misguidance design by using the conventional test circuit due to the difference packages. However, the more precise gate characteristic of TO-247-3 SiC MOSFET can be obtained by using TO-247-4 device package. Based on the unique feature, this article provides an improved evaluation method to get a comprehensive comparison of TO-247-3 and TO-247-4 SiC MOSFET commutation as the active and passive switch devices in the typical half-bridge circuit. The results indicate that 4-PIN SiC MOSFET has both advantages of low switching loss and reduced dv/dt . Furthermore, this article first reveals that the widely used drive design for TO-247-3 MOSFET with active miller clamped drive IC has a potential irrational circuit defect. Mathematical model analysis and experiment test have been accomplished to verify the superiority of the improved evaluation method. TO-247-4 SiC MOSFET is more promising in application of high efficiency, high frequency as well as strict EMI requirement.

Index Terms—Common source inductance (CSI), device package, silicon carbide (SiC) MOSFET, switching characteristic, TO-247.

I. INTRODUCTION

WITH the great development in wafer fabrication and device manufacturing technology, commercial silicon carbide (SiC) MOSFET demonstrates superior performances including high breakdown electric field, low specific ON-state resistance, fast switching speed and high junction temperature

Manuscript received October 26, 2021; accepted December 24, 2021. Date of publication December 31, 2021; date of current version March 24, 2022. This work was supported in part by the National Key Research and Development Program of China under Grant 2021YFB2601500, in part by the National Natural Science Foundation of China under Grant 51807152, and in part by the State Key Laboratory of Electrical Insulation and Power Equipment. Recommended for publication by Associate Editor W. Cao. (Corresponding authors: Yan Zhang; Jinjun Liu.)

Yang Li, Yan Zhang, Sixing Du, and Jinjun Liu are with the School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710000, China (e-mail: liyang.9710@stu.xjtu.edu.cn; zhangyanjtu@xjtu.edu.cn; dusixing.2011@xjtu.edu.cn; jjliu@mail.xjtu.edu.cn).

Yuan Gao is with Global Power Technology Co., Ltd., Beijing 100089, China (e-mail: gerryyuan@foxmail.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2021.3139466>.

Digital Object Identifier 10.1109/TPEL.2021.3139466




Fig. 1. Internal structure of SiC MOSFET. (a) TO-247-3. (b) TO-247-4.




Fig. 2. Equivalent circuit of SiC MOSFET. (a) TO-247-3. (b) TO-247-4.

capability, which enables power conversion to be higher efficiency, power density and more reliability [1], [2]. However, due to the significant increment of switching speed, the undesired influences caused by power device common source inductance (CSI) become more prominent [3]. In order to ensure good switching performance at high frequency, several improved package forms with kelvin source (KS) connection such as TO-247-4, TO-263-7, ThinPAK8x8, TOLL, DDPACK, and so on, under the consideration of different voltage, current rating and special applications have been launched [4].

Commonly used packages of SiC MOSFET are TO-247-3 and TO-247-4, and their internal structures are shown in Fig. 1. SiC MOSFET chips are thin cubes, with G and S electrodes on the upper surface and D electrode at the backside. The chip is soldered on the metal base. D electrode is leaded to a pin connected with the base, S electrode is leaded to one pin by several bonding wires to conduct the large current. G electrode is leaded to a pin by only one thin bonding wire due to the low driving current. When analyzing the switching process of SiC MOSFETs, printed circuit board (PCB) layout, device package pin and bonding wire are considered as inductance, and the equivalent circuit of TO-247-3 SiC MOSFET is shown as Fig. 2(a).

It is obvious that L_S makes the power stage and the driving circuit coupling with each other, and the undesired influence on gate drive signal is generated by power stage during the switching commutation process. Compared with TO-247-3, there are two sources in TO-247-4 package, which are KS and power source (PS). KS pin is connected to S electrode with a thin bonding wire. The order and distance of pins are also varied. When using the TO-247-4 package, the drive circuit is connected between G and KS pins, and the main circuit is connected between D and PS pins, as shown in Fig. 2(b).

CSI has effects on both switching process and crosstalk, both of which represent switching characteristics. In the existing research articles, there are two types of description when explaining CSI effects on the switching process. The one focuses on effects of parasitic parameters on switching characteristics indexes [5]–[7]. Although switching process has also been given, effects in each stage of switching process is not illustrated combined with practice waveform. Meanwhile, although these research articles guide the device design and application, the basic theory is not clear enough. The other proposes more detailed device equivalent circuit model considering many parasitic parameters [8]–[10], with the aim of describe these effects by systematized mathematical modeling. Although the practice waveform has been explained precisely, it is not friendly in application, since the relationships between measured waveforms and parasitic parameters are too complicated to comprehend. Some application notes have tried to find description balancing theory and practice [11]–[13], but still not explained it clearly in theory. Another issue should be pointed out is that, the existing research articles have concluded that TO-247-4 package makes it possible to reduce the switching energy of SiC MOSFETs [14] and avoid self-turn-ON ringing [10]. However, switching characteristics has been only compared with a same driving resistance, which means that the compared devices may not on their best design, and causes the conclusion not convincing.

Crosstalk is also a general concerned phenomenon in SiC MOSFET applications, but relevant research articles focused more on the modeling [15]–[18] and the suppression method [19]–[23], less about the CSI effects on crosstalk. Modeling of crosstalk in [15] has considered CSI, but not detailed analyzed its effects, and the estimation of CSI effects on measurement in experiment was inaccurate. CSI effects on crosstalk combining only simplified waveforms and lacking detailed analysis, and not considered CSI effects on measurement were described in [24]. Therefore, CSI effects on crosstalk should be analyzed comprehensively and in detail, and more accurate measurement methods are worthy of further study.

To provide a fairer comparison and more accurate estimation on CSI effects, this article provides detailed explanation of the switching process and crosstalk based on simulation waveforms, and compares switching characteristics of SiC MOSFET with TO-247-3 and TO-247-4 packages. To obtain more accurate measurement results, an improved method is proposed to compare these two packages with one same TO-247-4 device. Experiment of devices with different driving resistance has been accomplished to verify and get more conclusions.

The rest of this article is organized as follows. Research background and objects are introduced in Section I. The influence on




Fig. 3. Equivalent circuit of switching process of SiC MOSFET. (a) TO-247-4. (b) TO-247-3.

both switching process and crosstalk caused by CSI is illustrated in Sections II and III, respectively. Section IV presents an improved comparative method of switching characteristic between TO-247-3 and TO-247-4 SiC MOSFET. In Section V, the corresponding experimental results are provided, and detailed discussion is carried out to reveal the essential advantage of packages with KS connection. Finally, Section VI concludes this article.

II. SWITCHING PROCESS ANALYSIS

Switching process explanation of SiC MOSFET is necessary to evaluate switching characteristics, which is analyzed first according to the simulation results. Then, CSI effects on switching characteristics can be obtained.

The typical switching process of SiC MOSFET in the most application can be simplified and described as the half bridge circuit supplying the inductive load, as shown in Fig. 3. For circuit with TO-247-4 devices shown in Fig. 3(a), L is the load inductor, C_{Bus} is the bus capacitor, R_G is the drive resistor, L_{Loop} is the equivalent series inductance in power commutation circuit, L_{DRV} is the equivalent series inductance in drive circuit, Q_H and Q_L are the upper and lower SiC MOSFET, and D_H and D_L are body diode of Q_H and Q_L , respectively.

The typical waveforms of turn-ON process are shown in Fig. 4(a). Before t_0 , both Q_L and Q_H are in the OFF-state, $v_{GS(Q_L)} = V_{DRV(off)}$, $v_{GS(Q_H)} = V_{DRV(off)}$, $i_{DS} = 0$. I_L freewheels through D_H , causing a voltage drop V_F . v_{DS} maintains V_{Bus} . According to the operation principle, the turn-ON process can be divided into three stages. L_{DRV} is ignored in order to simplify the analysis, since it has seldom effects on switching waveform in power stage. But in order to get more meaningful waveforms, L_{DRV} is considered in simulation.

Stage 1 [$t_0 \leq t < t_1$]: At t_0 , the driving voltage rapidly changes from $V_{DRV(off)}$ to $V_{DRV(on)}$. C_{iss} is charged by i_G , which can be divided into two parts, i_{CGS} charging C_{GS} and i_{CGD} charging C_{GD}

$$V_{DRV(on)} = v_{GS} + i_G \cdot R_G \quad (1)$$

$$i_G = i_{CGS} + i_{CGD} = C_{GS} \cdot dv_{GS}/dt + C_{GD} \cdot dv_{GD}/dt. \quad (2)$$

Since Q_L is still in OFF state, and v_{DS} keeps as V_{Bus} . Thus, C_{GS} and C_{GD} maintain constant and $dv_{GS}/dt = dv_{GD}/dt$. According to (1) and (2)

$$V_{DRV(on)} = v_{GS} + C_{iss} \cdot dv_{GS}/dt \cdot R_G. \quad (3)$$




Fig. 4. Switching process of SiC MOSFET (IMZ120R030M1H type MOSFET, $I_L = 40$ A, $V_{Bus} = 800$ V, $V_{DRV(on)} = 15$ V, $V_{DRV(off)} = -5$ V, and $L = 100$ μ H). (a) Turn ON. (b) Turn OFF.

By solving (3), v_{GS} is

$$v_{GS}(t) = V_{DRV(on)} - (V_{DRV(on)} - V_{DRV(off)})e^{-\frac{t-t_0}{R_G \cdot C_{iss}}}. \quad (4)$$

At t_1 , v_{GS} reaches $V_{GS(th)}$, and t_0-t_1 is defined as $t_{d(on)}$.

Stage 2 [$t_1 \leq t < t_2$]: v_{GS} exceeds $V_{GS(th)}$, Q_L starts turning ON. Since Q_L is working in saturate region, $i_{channel}$ is controlled by v_{GS} obeying

$$i_{channel} = K \cdot (v_{GS} - V_{GS(th)})^2. \quad (5)$$

Here, K is a coefficient determined by power device parameter.

Obviously, $i_{channel}$ consists of i_{DS} , i_{CGD} , and i_{CDS} . Since v_{DS} is still in the high voltage, C_{GS} and C_{GD} are still small value. Besides, $|dv_{DS}/dt|$ is small, so i_{DS} dominates in $i_{channel}$

$$i_{DS} \approx i_{channel}. \quad (6)$$

With I_L gradually freewheeling through Q_L , i_{DS} increases rapidly. di_{DS}/dt generates the significant voltage drop on the inductance of the power commutation circuit L_{loop} , which causes v_{DS} to decrease

$$\Delta v_{DS} = L_{loop} \cdot di_{DS}/dt. \quad (7)$$

Since $C_{GD} \ll C_{GS}$, Δv_{DS} affects v_{GS} little, v_{GS} still basically satisfies (4), which can be rewritten as

$$v_{GS}(t) = (V_{DRV(on)} - V_{GS(th)}) \cdot (1 - e^{-\frac{t-t_1}{R_G \cdot C_{iss}}}) + V_{GS(th)}. \quad (8)$$

Combining (5)–(8), $|\Delta v_{DS}|$ increases with the gradually growing of di_{DS}/dt .

After i_{DS} exceed I_L , D_H enters in reverse recovery, which causes an obvious current overshoot in i_{DS} waveform, and v_{GS} continues increasing.

Stage 3 [$t_2 \leq t < t_3$]: At t_2 , i_{DS} reaches the peak value, D_H starts to turn OFF, and v_{DS} starts to decline rapidly. $i_{channel}$ still consists of i_{DS} , i_{CGD} , and i_{CDS} . C_{DS} and C_{GD} significantly increase with the decline of v_{DS} . i_{CGD} and i_{CDS} approach or even exceed i_{DS} , therefore, i_{DS} is much lower than $i_{channel}$

$$i_{channel} = i_{DS} + C_{GD} \cdot dv_{GD}/dt + C_{DS} \cdot |dv_{DS}/dt|. \quad (9)$$

Since SiC MOSFET has the significant drain induced barrier lowering effect, $V_{GS(th)}$ increases as v_{DS} decreases. According to (5), to maintain channel current, C_{GS} should be charged to improve v_{GS} , which is called miller ramp.

Since $|dv_{DS}/dt| \gg |dv_{GS}/dt|$, i_{CGD} can be simplified as

$$i_{CGD} = C_{GD} \cdot dv_{GD}/dt = C_{GD} \cdot d(v_{GS} - v_{DS})/dt \approx C_{GD} \cdot |dv_{DS}/dt|. \quad (10)$$

It suggests that dv_{DS}/dt is controlled by the charging speed of C_{GD} . When v_{DS} is high, C_{GD} is basically constant, whereas when v_{DS} is low, C_{GD} rapidly increases as v_{DS} decreases, especially when $v_{GD} < 0$ V. It causes that $|dv_{DS}/dt|$ is basically constant when v_{DS} is high, whereas significantly reduces when v_{DS} is low.

Meanwhile, i_{DS} oscillates with a amplitude decayed, which generates corresponding oscillation of v_{DS} . v_{GS} also oscillates due to the charging current through C_{GD} . Therefore, all of them have the same oscillating frequency. At t_3 , v_{DS} declines to $V_{DS(on)}$, and the turn-ON process ends. v_{GS} achieves $V_{DRV(on)}$ on the effect of i_G .

The circuit with TO-247-3 devices shown in Fig. 3(b) is similar to Fig. 3(a), with the only difference that there is CSI L_S in Fig. 3(b). Since CSI effects during switching process are mainly caused by v_{LS} generated by di_{DS}/dt , CSI effects in turn-ON process are mainly reflected into **Stages 2 and 3**. Because of the oscillating i_{DS} , it also affects **Stage 4**.

Stage 2 [$t_1 \leq t < t_2$]: Q_L starts conducting, and $i_{DS(3pin)}$ rapidly increases, which generates a voltage drop v_{LS} on L_S , with a polarity from upper to bottom. So, $v_{GS(3pin)}$ is calculated with

$$v_{GS(3pin)} = V_{DRV(on)} - R_{G(ext)} \cdot i_G - L_S \cdot di_{DS(3pin)}/dt. \quad (11)$$

According to (11), v_{LS} reduces the effective driving voltage of $V_{DRV(on)}$, which has a negative feedback effect to make $v_{GS(3pin)}$ lower than $v_{GS(4pin)}$. Since at this stage, SiC MOSFET is saturated, $di_{DS(3pin)}/dt$ is smaller than $di_{DS(4pin)}/dt$, and then it causes the voltage drop $v_{DS(3pin)}$ is lower than $v_{DS(4pin)}$, and at the same time, it causes the diode reverse recovery current lower.

Stage 3 [$t_2 \leq t < t_3$]: Since the rising speed of $i_{DS(3pin)}$ is slower during the former process, and body diode reverse recovery current is less, so the oscillation amplitude of $i_{DS(3pin)}$ also decreases at this stage, and the voltage drop on L_{loop} is also lower, which causes the oscillation amplitude of $v_{DS(3pin)}$ and $v_{GS(3pin)}$ decreasing. Meanwhile, v_{LS} also weakens the oscillation of $v_{GS(3pin)}$.

During this process, the rising speed of $v_{GS(3pin)}$ is influenced by v_{LS} little, so the declined speed of $v_{DS(3pin)}$ is similar to the one of $v_{DS(4pin)}$.




Fig. 5. Equivalent circuit of crosstalk of SiC MOSFET. (a) TO-247-4. (b) TO-247-3.

Stage 4 [$t_3 \leq t$]: SiC MOSFET completely conducts, and $i_{DS(3pin)}$ oscillates with a decayed amplitude, which is smaller than $i_{DS(4pin)}$. So, the oscillation amplitude of $v_{DS(3pin)}$, $v_{GS(3pin)}$ is smaller than $v_{DS(4pin)}$, $v_{GS(4pin)}$.

The typical waveforms of turn-OFF process are shown in Fig. 4(b). Before t_0 , D_H conducts positively. The conduction current is I_L , and the terminal voltage is the conduction voltage drop of D_H . v_{GS} of Q_L is equal to $V_{DRV(on)}$, so Q_L is in the ON-state. i_{DS} is I_L , and v_{DS} is $V_{DS(on)}$. D_H is in the OFF-state, withstanding V_{Bus} . The influence of L_S in switching-ON process is mainly reflected into *Stages 2–4*.

Stage 2 [$t_1 \leq t < t_2$]: i_{DS} starts decreasing, and generates a voltage drop v_{LS} with a polarity from bottom to upper. v_{LS} weakens the driving capability of $V_{DRV(off)}$, which has a negative feedback effect. Since $di_{DS(3pin)}/dt$ is smaller, $v_{GS(3pin)}$ is a little bit higher than $v_{GS(4pin)}$, and the declined speed of $i_{DS(3pin)}$ is a little bit slower than $i_{DS(4pin)}$.

Stage 3 [$t_2 \leq t < t_3$]: At t_2 , $v_{DS(3pin)}$ reaches V_{Bus} , the body diode of the other MOSFET starts conducting, and I_L commutate rapidly to the body diode of the other MOSFET. Compared with the former interval, the declined speed of $i_{DS(3pin)}$ is faster. So v_{LS} is higher, and $v_{GS(3pin)}$ is obvious higher than $v_{GS(4pin)}$, which causes the declined speed of $i_{DS(3pin)}$ is slower than $i_{DS(4pin)}$ in this interval, and the rising speed of $v_{DS(3pin)}$ and its peak value are lower than those of $v_{DS(4pin)}$.

Stage 4 [$t_3 \leq t$]: SiC MOSFET is completely in OFF-state. Since the effect of former process, the oscillation amplitude of $i_{DS(3pin)}$ is lower than $i_{DS(4pin)}$, so the oscillation amplitude of $v_{DS(3pin)}$, $v_{GS(3pin)}$ is lower than $v_{DS(4pin)}$ and $v_{GS(4pin)}$, respectively.

III. CROSSTALK ANALYSIS

Crosstalk is a common phenomenon that the commutation process of a switch has an effect on v_{GS} of the complementary switch. Therefore, it also reflects switching characteristics in half bridge applications. Crosstalk is analyzed first according to the simulation results, and CSI effects on crosstalk can be obtained.

The equivalent circuits of crosstalk shown as Fig. 5 are similar to Fig. 3. Since driving signal is added on the gate of Q_H , crosstalk occurs on Q_L , and L is in parallel with Q_L . The typical waveforms of crosstalk during turn-ON process are shown in




Fig. 6. Crosstalk of SiC MOSFET (IMZ120R030M1H type MOSFET, $I_L = 40$ A, $V_{Bus} = 800$ V, $V_{DRV(on)} = 15$ V, $V_{DRV(off)} = -5$ V, and $L = 100$ μ H). (a) Turn ON. (b) Turn OFF.

Fig. 6(a). Q_L remains OFF, Q_H turns ON, and D_L enters in reverse recovery. v_{DS} increases from V_F to V_{Bus} . Since v_{GS} of Q_L maintains $V_{DRV(off)}$, in this process, v_{GD} also increases from $V_F - V_{DRV(off)}$ to $V_{Bus} - V_{DRV(off)}$. Therefore, the varying v_{DG} generates a displacement current i_{miller} through C_{GD} , whose amplitude is determined as

$$i_{miller} = C_{GD} \cdot dv_{DS}/dt. \quad (12)$$

i_{miller} flows into drive circuit through C_{GD} , and generates voltage drop on R_G and L_{DRV} . Meanwhile, i_{miller} charges C_{GS} . Under the combination of these two factors, v_{GS} increases according to (13), and an upward spike appears

$$v_{GS} = V_{DRV(off)} + R_G \cdot i_G + L_{DRV} \cdot di_G/dt. \quad (13)$$

Stage 1 [$t_0 \leq t < t_1$]: At t_0 , Q_H starts turn-ON, i_F starts decreasing from the load current, and v_{DS} is determined by V_F , increasing with the drop of i_F . Although v_{DS} varies slowly with a small amplitude, v_{GS} still increases obviously because of the large C_{GD} .

Stage 2 [$t_1 \leq t < t_2$]: At t_1 , D_L starts withstanding the reverse voltage, and v_{DS} rapidly increases. Although C_{GD} decreases

with the increase of v_{DS} , dv_{DS}/dt is still large, so v_{GS} rapidly increases during this stage.

Stage 3 [$t_2 \leq t$]: v_{GS} gradually falls back to $V_{DRV(off)}$. Since v_{DS} oscillates with attenuation after reaching V_{Bus} , v_{GS} is accompanied by shock during the falling process.

Since CSI effects of crosstalk are mainly caused by v_{LS} generated by di_{CGS}/dt and di_F/dt , and $di_F(3pin)/dt$ plays a leading role in v_{LS} , CSI effects in turn-ON crosstalk are mainly reflected into stages 1 and 2. During these stages, v_{LS} and $v_{GS(3pin)}$ are, respectively,

$$v_{LS} = (di_{CGS}/dt + di_F/dt) \cdot L_S \quad (14)$$

$$v_{GS(3pin)} = V_{DRV(off)} + R_G \cdot i_G + L_{DRV} \cdot di_G/dt - v_{LS}. \quad (15)$$

Stage 1 [$t_0 \leq t < t_1$]: At t_0 moment, Q_H starts turn-ON, $i_F(3pin)$ rapidly decreases from load current, and $v_{DS(3pin)}$ increases with it. According to (15), the increase of $v_{DS(3pin)}$ lift $v_{GS(3pin)}$ up, while the decrease of $i_F(3pin)$ pulls down on $v_{GS(3pin)}$, and they are acting in opposite directions. At this stage, the decrease of $i_F(3pin)$ plays a leading role, so $v_{GS(3pin)}$ is pulled down below $V_{DRV(off)}$.

Stage 2 [$t_1 \leq t < t_2$]: At t_1 moment, D_L is starting at the opposite voltage, $v_{DS(3pin)}$ rapidly increases, and $i_F(3pin)$ increases from reverse recovery current, and $v_{GS(3pin)}$ is lifted up by both of these two effects.

The simulation waveform of L_S on turn-ON crosstalk is shown in Fig. 5. It can be seen that L_S makes the upward peak of the turn-ON crosstalk waveform smaller, with difference shapes.

The typical waveforms of turn-OFF crosstalk are shown in Fig. 6(b). Q_L keeps OFF, Q_H switches OFF, and D_L starts free-wheeling. The voltage v_{DS} of Q_L decreases from V_{Bus} to V_F . In this process, v_{DG} also rapidly decreases from $V_{Bus} - V_{DRV(off)}$ to $V_F - V_{DRV(off)}$. Therefore, the varying v_{DG} generates a displacement current i_{miller} through C_{GD} , whose amplitude is determined by (12). i_{miller} flows from drive circuit through C_{GD} , generating voltage drop on R_G and L_{DRV} , and discharging C_{GS} . Under the combination of these two factors, v_{GS} decreases according to (13), and a downward spike appears.

CSI effects in turn-OFF crosstalk are also mainly reflected into stages 1 and 2, and v_{LS} and $v_{GS(3pin)}$ are described as (14) and (15).

Stage 1 [$t_0 \leq t < t_1$]: At t_0 moment, Q_H starts turn-OFF, $v_{DS(3pin)}$ rapidly decreases from V_{Bus} to V_F , and $i_F(3pin)$ increases. According to (15), the decrease of $v_{DS(3pin)}$ pulls down on $v_{GS(3pin)}$, while the increase of $i_F(3pin)$ lift $v_{GS(3pin)}$ up, and they are acting in the opposite directions. At this stage, the decrease of $v_{DS(3pin)}$ plays a leading role, so $v_{GS(3pin)}$ is pulled down below $V_{DRV(off)}$.

Stage 2 [$t_1 \leq t$]: $v_{GS(3pin)}$ gradually falls back to $V_{DRV(off)}$. Since $v_{DS(3pin)}$ oscillates with attenuation after reaching V_{Bus} , $v_{GS(3pin)}$ is accompanied by oscillation during the fall.

IV. IMPROVED COMPARATIVE MEASUREMENT METHOD

Double pulse test is widely used to verified the former analysis, where an accurate measurement is essential. The most obvious method is to take two TO-247-4 and TO-247-3 package




Fig. 7. Equivalent circuits of traditional test method. (a) Turn ON. (b) Turn OFF.




Fig. 8. Simulation waveforms by traditional test method. (a) TO-247-4. (b) TO-247-3.

devices using the same type SiC MOSFET chip and test them, respectively. Fig. 7 shows their test circuits, where R_G is the driving resistance, and L_S is the CSI between measurement points.

The measured $v_{GS(4-M)}$ and $v_{DS(4-M)}$ for TO-247-4 package devices are similarly equal to the actual $v_{GS(4pin)}$ and $v_{DS(4pin)}$. However, for the TO-247-3 package device, the measurement of $v_{GS(3-M)}$ and $v_{DS(3-M)}$ contains a significant voltage drop on CSI caused by a sharply changed i_{DS} , leading to the measurement results misleading to the analysis of $v_{GS(3pin)}$ and $v_{DS(3pin)}$, shown as (16) and (17). According to Fig. 8, the CSI effects on measured $v_{GS(3-M)}$ is nonnegligible

$$v_{GS(3-M)} = v_{GS(3pin)} + L_S \cdot di_{DS}/dt \quad (16)$$

$$v_{DS(3-M)} = v_{DS(3pin)} + L_S \cdot di_{DS}/dt. \quad (17)$$

In addition, the difference of parasitic parameters in these two measurement circuits also affects the testing results, leading to the comparison not rigorous. Although Infineon has designed a specific PCB package [10], where SiC MOSFET with both two packages can be used to eliminate effect caused by parasitic parameters on PCB, the measured SiC MOSFET chip is not the same, and the difference of device parameters still affects the testing results.

In order to improve the measurement accurate, a test scheme is proposed to compare the influence of CSI on the switching characteristics of SiC MOSFET using the same TO-247-4 package device, including test methodology of both 4-in-3 test and 4-in-4 test.

A. 4-in-4 Test

In the circuit setting, the jumper resistance R_1 is disconnected, whereas R_2 is short-connected. The power stage is connected to




Fig. 9. Proposed comparative test circuit of 4-in-4 SiC MOSFET.




Fig. 10. Proposed comparative test circuit of 4-in-3 SiC MOSFET.

pin D and pin PS, and the drive circuit is connected to pin D and pin KS. In terms of measurement, the measuring point of v_{GS} is G pin and KS pin, and that of v_{DS} is D pin and KS pin. The circuit wiring and test points are the same as when using TO-247-4 packaging devices, as shown in Fig. 9. This method is called the 4-in-4 test. $v_{GS(4pin)}$ and $v_{DS(4pin)}$ are actual gate voltage and drain-source voltage when using TO-247-4 packages, and $v_{GS(4-M)}$ and $v_{DS(4-M)}$ are measurement results.

B. 4-in-3 Test

In the circuit setting, R_1 is short-connected, whereas R_2 is disconnected. The power stage is connected to pin D and pin PS, and the drive circuit is connected to pin G and pin PS, with KS pin dangling. In terms of measurement, select the measuring point of $v_{GS(3-M)}$ is G pin and PS pin, and the measuring point of $v_{DS(3-M)}$ is D pin and PS pin, which are the same as measured using the TO-247-3 package device. Select the measuring point of $v_{GS(4in3)}$ is G pin and KS pin, and the measuring point of $v_{DS(4in3)}$ is D pin and KS pin, to excluded the influence of $v_{LS(M)}$ to obtain more accurate v_{GS} and v_{DS} . The connection mode of this circuit is to connect TO-247-4 package device to work in the form of TO-247-3 package. This method is called 4-in-3 test, as shown in Fig. 10. The measurement of $v_{GS(3-M)}$, $v_{GS(4in3)}$ and $v_{DS(4in3)}$ follow (16), (18), and (19), respectively

$$v_{GS(4in3)} = v_{GS(3pin)} \quad (18)$$

$$v_{DS(4in3)} = v_{DS(3pin)} \quad (19)$$

By using 4-in-3 test and 4-in-4 test, the inductance of the power stage and the drive loop with the same chip is compared. The CSI effects on v_{GS} measurement is also eliminated.




Fig. 11. Double pulse test experimental setup.

V. EXPERIMENTAL VERIFICATION AND ANALYSIS

In this section, both switching process and crosstalk of SiC MOSFET are verified by experiment, using measurement method presented in Section IV. Further analysis is accomplished to conclude the advantages of TO-247-4 package in switching characteristics without CSI effects on both switching process and crosstalk. Meanwhile, the significant effect on measurement caused by CSI is also pointed out.

A. Switching Process

As shown in Fig. 11, double pulse test experiments based on IMZ120R030M1H type MOSFET has been accomplished, with $I_L = 40$ A, $V_{BUS} = 800$ V, $V_{DRV(on)} = 15$ V, $V_{DRV(off)} = -5$ V, and $L = 100$ μ H. To eliminate errors induced by the test equipment, TPP1000, a 10x passive probe with 1 GHz bandwidth, is adopted for v_{GS} measurement, and TPP0850, a 50x high voltage probe with 800 MHz bandwidth, is adopted for v_{DS} measurement. Magnet ring to the oscilloscope-connected line is added to eliminate the common mode disturbance. The waveforms of both turn-ON and turn-OFF process are obtained by 4-in-3 and 4-in-4 tests, respectively, as shown in Fig. 12. Consistent with the analysis and simulation results, when i_{DS} is varying, v_{LS} is generated and reduces the effective driving voltage of $V_{DRV(on)}$ and $V_{DRV(off)}$. Therefore, $v_{GS(3pin)}$ varies slower than $v_{GS(4pin)}$, which has a negative feedback effect on i_{DS} to suppress its variation. During turn-ON process, CSI reduces the increasing speed of v_{GS} in *Stages 2 and 3*, reduces the increasing speed and spike of i_{DS} in *Stage 2*, suppresses the oscillation of v_{GS} and i_{DS} , but does not influence the decreasing speed of v_{DS} in *Stage 3*. During turn-OFF process, CSI reduces the decreasing speed of v_{GS} and i_{DS} in *Stage 3*, and suppresses the oscillation of v_{GS} and i_{DS} . Thus, it can be seen that CSI reduces the switching speed of SiC MOSFET.

The declined switching speed makes the switching energy increases, which enlarges losses in applications. When R_G is 8 Ω , E_{on} and E_{off} of TO-247-4 device are 896.4 and 202.2 μ J, respectively, whereas E_{on} and E_{off} of TO-247-3 device are 1278.5 and 236.2 μ J, respectively. According to Table I, when i_{DS} changes, switching energy of TO-247-4 device is always lower than that of TO-247-3 device, and the difference grows as i_{DS} growing. It can be obtained that with the same R_G , the switching speed of TO-247-4 package is faster and the switching




Fig. 12. Test waveform of switching process obtained by 4-in-3 and 4-in-4 tests. (a) Turn ON. (b) Turn OFF.

TABLE I
INFLUENCE OF CSI ON SWITCHING LOSS OF SiC MOSFET

i_{DS} (A)	E_{on} (μJ)			E_{off} (μJ)		
	4in4	4in3	Decline	4in4	4in3	Decline
10	311.5	342.5	9%	13.4	14.2	5%
20	486.3	588.7	17%	39.8	53.9	26%
30	671.2	895.8	25%	110.6	138.6	20%
40	896.4	1278.5	30%	202.2	236.2	14%

TABLE II
SWITCHING LOSS OF SiC MOSFET WHEN R_G REDUCES

R_G (Ω)	E_{on} (μJ)		E_{off} (μJ)	
	4in4	4in3	4in4	4in3
5	437.5	929.3	122.6	155.0
6	594.2	1145.8	167.8	171.4
7	724.3	1229.7	192.4	207.2
8	896.4	1278.5	202.2	236.2

loss is lower than that of TO-247-3 package, which is main advantage always mentioned by manufactures.

However, the switching speed of SiC MOSFET is heavily influenced by R_G . Therefore, it is easy to think out that if R_G of the TO-247-3 package is smaller than that of the TO-247-4 package, the switching speed of the TO-247-3 package is able to be equal to or even exceed that of the TO-247-4 package. As given in Table II, when R_G reduces to $5\ \Omega$, E_{on} and E_{off} of TO-247-3 device are 929.3 and 155.0 μJ , respectively, which is close to TO-247-4 device with an $8\ \Omega$ R_G . However, TO-247-4 package makes it possible for SiC MOSFET to achieve much higher switching speed than TO-247-3 package by reducing R_G . Therefore, to obtain a comprehensive conclusion, TO-247-4 and TO-247-3 packages should be compared with the similar switching energy rather than the same R_G . TO-247-4 device with an $8\ \Omega$ R_G and TO-247-3 device with a $5\ \Omega$ R_G have been




Fig. 13. Comparison between TO-247-4 and TO-247-3 devices with similar switching energy. (a) Turn ON. (b) Turn OFF.

TABLE III
INFLUENCE OF CSI ON dv_{DS}/dt OF SiC MOSFET

i_{DS} (A)	$dv_{DS(on)}/dt$ (V/ns)			$dv_{DS(off)}/dt$ (V/ns)		
	4in4	4in3	Rate	4in4	4in3	Rate
10	36.4	35.0	1.0	28.6	28.50	1.0
20	32.8	31.4	1.0	48.5	46.4	1.0
30	30.3	28.7	1.0	56.8	51.3	1.1
40	28.2	26.3	1.1	58.9	53.2	1.1

compared. Fig. 13 shows the switching waveforms. It can be found that the latter one has a higher dv_{DS}/dt , which induces more severe electromagnetic interference (EMI) and crosstalk issue. It means that switching loss cannot be reduced simply by reducing R_G without any negative effects. In some special applications, switching loss is even sacrificed to ensure that the device satisfy EMI standard.

The effect of CSI on dv_{DS}/dt under the same R_G is given in Table III, whose data are from the test in Table I. Manufacturers generally emphasize TO-247-4 package provides much faster switching speeds and reduced switching losses. Taking the results in Table I, Fig. 10 and Table II into account, the more comprehensive conclusion is that TO-247-4 package makes the switching speed of SiC MOSFET faster and switching losses lower without significantly increasing dv_{DS}/dt , which means both switching speed and EMI requirement are achieved.

B. CSI Effects on Switching Process Measurement

The results of $v_{GS(4in3)}$ and $v_{GS(3-M)}$ in 4-in-3 test are shown in Fig. 14. Since $v_{GS(3-M)}$ contains $v_{LS(M)}$ while $v_{GS(4in3)}$ does not, during the turn-ON process, there is a significant positive spike of $v_{GS(3-M)}$ when i_{DS} rapidly increases, and during the turn-OFF process, there is a significant negative one when i_{DS} rapidly decreases. The oscillation of $v_{GS(3-M)}$ is always obviously higher than $v_{GS(4in3)}$.




Fig. 14. Comparison between measured $v_{GS(3-M)}$ and $v_{GS(4in3)}$ of switching process. (a) Turn ON. (b) Turn OFF.




Fig. 15. Influence of L_S on measurement with different turn-ON current (Blue: $v_{GS(4in3)}$, Orange: $v_{GS(3-M)}$). (a) Turn ON. (b) Turn OFF.

Test conditions also influences the measurement accuracy. To obtain further analysis about CSI effects on measurement, experiments with different load current and R_G has been carried out. As the results shown in Figs. 15 and 16, the former differences between $v_{GS(3-M)}$ and $v_{GS(4in3)}$ are more obvious when load current is higher and driving resistance is lower.

C. Crosstalk

The waveforms of crosstalk during both turn-ON and turn-OFF process are obtained by 4-in-3 and 4-in-4 tests respectively, as shown in Fig. 17. Consistent with the analysis and simulation results, when C_{DS} is charging or discharging, v_{LS} is generated, which can be considered as a voltage source added on $V_{DRV(off)}$. During turn-ON process, crosstalk of TO-247-4 package devices




Fig. 16. Influence of L_S on measurement with different drive resistor (Blue: $v_{GS(4in3)}$, Orange: $v_{GS(3-M)}$). (a) Turn ON. (b) Turn OFF.




Fig. 17. Test waveform of crosstalk obtained by 4-in-3 and 4-in-4 tests. (a) Turn ON. (b) Turn OFF.

is a positive spike of v_{GS} which may trigger on it, whereas crosstalk of TO-247-3 package device is a negative spike of v_{GS} which may breakdown it. During turn-OFF process, crosstalk of devices with both TO-247-4 and TO-247-3 package is a negative spike of v_{GS} which may breakdown them. Although the crosstalk




Fig. 18. Comparison between measured $v_{GS(3-M)}$ and $v_{GS(4in3)}$ of crosstalk. (a) Turn ON. (b) Turn OFF.




Fig. 19. Influence of L_S on AMC. (a) Turn ON. (b) Turn OFF.

amplitude of TO-247-3 package device is always smaller than that of TO-247-4 package device, which means that CSI makes crosstalk less serious, it still needs to be eliminated to protect the gate of devices from negative voltage breakdown.

D. CSI Effects on Crosstalk Measurement

The results of $v_{GS(4in3)}$ and $v_{GS(3-M)}$ in 4-in-3 test are also compared. Since $v_{GS(3-M)}$ contains $v_{LS(M)}$ while $v_{GS(4in3)}$ does not, the measured $v_{GS(3-M)}$ is significantly different from $v_{GS(4in3)}$ in both amplitude and shape, as shown in Fig. 18. During the turn-ON process, $v_{GS(4in3)}$ contains a negative spike in stage 1, but $v_{GS(3-M)}$ contains an obvious positive spike, which does not conform to theoretical analysis. During the turn-OFF process, the amplitude of $v_{GS(3-M)}$ spike is quite larger than $v_{GS(4in3)}$, although they both contain a negative spike in stage I. Besides, the oscillation of $v_{GS(3-M)}$ is always larger than $v_{GS(4in3)}$. Therefore, $v_{GS(3-M)}$ seriously misjudge the condition of crosstalk.

Active miller clamping (AMC) is one of the commonly used method to eliminate crosstalk. It is integrated into IC controllers, consisting of comparator, MOSFET $S_{MC(int)}$ and logic control circuit. During turn-ON crosstalk, when v_{GS} is lifted to the threshold voltage of the comparator $V_{th(MC)}$, the output of comparator flips and $S_{MC(int)}$ turns ON, connecting gate with the ground to suppress the turn-ON crosstalk. During turn-OFF crosstalk, when v_{GS} is lower than $-0.7V$, $D_{MC(int)}$, the body diode of $S_{MC(int)}$, turns ON to suppress the turn-OFF crosstalk.

However, the premise for AMC to operate as designed is the correct detection of v_{GS} . Crosstalk is significantly alleviated by AMC when using TO-247-4 device, but not when using TO-247-3 device, according to waveforms of $v_{GS(3-M)}$ and $v_{GS(4in3)}$ shown in Fig. 19. Therefore, it is no sense to research




Fig. 20. More detailed equivalent circuit of SiC MOSFET measurement.

the results of AMC using TO-247-3 package device since the wrong detection of v_{GS} .

E. Discussion of Improved Measurement Method

The former analysis has ignored some parasitic parameters in packages and the PCB circuit. Fig. 20 shows more detailed equivalent measurement circuit in which $R_{G(int)}$ is the internal gate resistance, $L_{G(pkg-O)}$ and $L_{KS(pkg-O)}$ are the parasitic inductance of G pin and KS pin outside the package, $L_{G(pkg-M)}$ and $L_{KS(pkg-M)}$ are the parasitic inductance of G pin and KS pin inside the package, $L_{DRV(PCB)}$ is the parasitic inductance of drive circuit in PCB, and $L_S(pkg)$ is the parasitic inductance of S pin.

Although it is able to eliminate part of the effects of parasitic parameters by measuring signals as closed to the root of pins as it can be, there is still some inductance and resistance inside the package which is not able to eliminate in the experiment. It means that the circuit between the measuring points of $v_{GS(M)}$ includes $L_{G(pkg-M)}$ and $L_{KS(pkg-M)}$, and the circuit between the measuring points of $v_{DS(M)}$ includes $L_{D(pkg-M)}$ and $L_{KS(pkg-M)}$, according to Fig. 20. Varying currents through the inductance between measuring points generate voltage drop, which is also measured as a part of measured voltage. Besides, SiC MOSFET has internal gate resistance $R_{G(int)}$, and i_G also generates a voltage drop on it, which is also measured. So the measured $v_{GS(M)}$ and $v_{DS(M)}$ still have derivation from the actual v_{GS} and v_{DS} of chips, which can be calculated as

$$v_{GS(M)} = v_{GS} + i_G \cdot R_{G(int)} + (L_{G(pkg-M)} + L_{KS(pkg-M)}) \cdot di_G/dt \quad (20)$$

$$v_{DS(M)} = v_{DS} + L_{D(pkg-M)} \cdot di_{DS}/dt + L_{KS(pkg-M)} \cdot di_G/dt. \quad (21)$$

Therefore, although parasitic parameters between measuring points do not influence the analysis of both switching process and crosstalk, they still have influences on the measurement results of v_{GS} and v_{DS} . The actual waveforms of v_{GS} and v_{DS} are able to be calculated according to (20) and (21) with measured signals and parasitic parameters already known, but it is not practical.

VI. CONCLUSION

In this article, by comparing the same SiC MOSFET with TO-247-4 and TO-247-3 packages, CSI effects on switching process and crosstalk are discussed, combined with simulation waveforms. CSI reduces the switching speed and enlarges the switching energy, which is unexpected in application. Although it can be improved by reducing driving resistance, EMI issue is more severe.

Besides, CSI induces considerable spikes and oscillations in v_{GS} measurement, especially with high load current and low driving resistance. It gets worse that the crosstalk detection is absolutely wrong due to CSI. There should be always negative v_{GS} spikes in both turn-ON and turn-OFF crosstalk when CSI has been considered, but an opposite spike in turn-ON crosstalk, significantly severe spike in turn-OFF crosstalk and more considerable oscillations are detected, which may disable the AMC.

An improved measurement method is proposed to eliminate the effect of CSI voltage on the measured v_{GS} , and simplify comparison these two packages with a same TO-247-4 device. TO-247-4 device makes the switching speed faster and switching losses lower without significant EMI increase. Besides, TO-247-4 package guarantees the correct v_{GS} measurement in practice, which is essential for gate driving correction.

REFERENCES

- [1] X. She, A. Q. Huang, Ó. Lucía, and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193–8205, Oct. 2017.
- [2] J. Millán, P. Godignon, X. Perpiñà, A. Pérez-Tomás, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2155–2163, May 2014.
- [3] H. Li, S. Munk-Nielsen, X. Wang, S. Bęczkowski, S. R. Jones, and X. Dai, "Effects of auxiliary-source connections in multichip power module," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7816–7823, Oct. 2017.
- [4] F. Yang, Z. Wang, Z. Liang, and F. Wang, "Electrical performance advancement in SiC power module package design with kelvin drain connection and low parasitic inductance," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 84–98, Mar. 2019.
- [5] Z. Chen, *Characterization and Modeling of High-Switching-Speed Behavior of SiC Active Devices*. Blacksburg, VA, USA: Virginia Polytechnic Inst. State Univ., 2009.
- [6] J. B. Witcher, *Methodology For Switching Characterization of Power Devices and Modules*. Blacksburg, VA, USA: Virginia Polytechnic Inst. State Univ., 2003.
- [7] F. Yang, Z. Wang, Z. Liang, and F. Wang, "Electrical performance advancement in SiC power module package design with kelvin drain connection and low parasitic inductance," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 84–98, Mar. 2019.
- [8] D. Yuan, Y. Zhang, X. Wang, and J. Gao, "A detailed analytical model of SiC MOSFETs for bridge-leg configuration by considering staged critical parameters," *IEEE Access*, vol. 9, pp. 24823–24847, 2021.
- [9] J. Wang, H. S. Chung, and R. T. Li, "Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 573–590, Jan. 2013.
- [10] W. Zhang, Z. Zhang, F. Wang, D. Costinett, L. Tolbert, and B. Blalock, "Common source inductance introduced self-turn-on in MOSFET turn-off transient," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2017, pp. 837–842.
- [11] V. Crisafulli, "A new package with kelvin source connection for increasing power density in power electronics design," in *Proc. 17th Eur. Conf. Power Electron. Appl.*, 2015, pp. 1–8.
- [12] B. Zojer, "A new gate drive technique for superjunction MOSFETs to compensate the effects of common source inductance," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2018, pp. 2763–2768.
- [13] "Improvement of switching loss by driver source," ROHM, Ltd., Kyoto, Japan, Oct. 2019.
- [14] Z. Dong, X. Wu, K. Sheng, and J. Zhang, "Impact of common source inductance on switching loss of SiC MOSFET," in *Proc. IEEE 2nd Int. Future Energy Electron. Conf.*, 2015, pp. 1–5.
- [15] Y. Chen *et al.*, "Modeling of SiC MOSFET crosstalk voltage in half bridge circuit," in *Proc. Civil, Struct. Environ. Eng.*, Mar. 2020, pp. 1775–1786.
- [16] H. Li, Y. Jiang, Z. Qiu, Y. Wang, and Y. Ding, "A predictive algorithm for crosstalk peaks of SiC MOSFET by considering the nonlinearity of gate-drain capacitance," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2823–2834, Mar. 2021.
- [17] S. Jahdi, O. Alatise, J. A. Ortiz Gonzalez, R. Bonyadi, L. Ran, and P. Mawby, "Temperature and switching rate dependence of crosstalk in Si-IGBT and SiC power modules," *IEEE Trans. Ind. Electron.*, vol. 63, no. 2, pp. 849–863, Feb. 2016.
- [18] T. Wu, "Cdv/dt induced turn-on in synchronous buck regulators," in *Proc. Appl. Manual-Int. Rectifier*, 2001, pp. 1–6.
- [19] C. Li *et al.*, "High OFF-state impedance gate driver of SiC MOSFETs for crosstalk voltage elimination considering common-source inductance," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2999–3011, Mar. 2020.
- [20] Z. Lu, C. Li, H. Wu, W. Li, X. He, and S. Li, "Design of active SiC MOSFET gate driver for crosstalk suppression considering impedance coordination between gate loop and power loop," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2019, pp. 986–990.
- [21] P. Wang, L. Zhang, X. Lu, H. Sun, W. Wang, and D. Xu, "An improved active crosstalk suppression method for high-speed SiC MOSFETs," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 7736–7744, Nov./Dec. 2019.
- [22] Y. Li, M. Liang, J. Chen, T. Q. Zheng, and H. Guo, "A low gate turn-off impedance driver for suppressing crosstalk of SiC MOSFET based on different discrete packages," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 353–365, Mar. 2019.
- [23] Z. Zhang, F. Wang, L. M. Tolbert, and B. J. Blalock, "Active gate driver for crosstalk suppression of SiC devices in a phase-leg configuration," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1986–1997, Apr. 2014.
- [24] "Gate-source voltage behaviour in a bridge configuration," in ROHM Co., Ltd., Kyoto, Japan, May 2018.



Yang Li (Student Member, IEEE) received the B.S. degree in electrical engineering in 2019 from Xi'an Jiaotong University, Xi'an, China, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include reliability evaluation and optimization design of power semiconductor devices and power electronic equipment.



Yan Zhang (Member, IEEE) received the Ph.D. degree in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 2014.

He is currently an Associate Professor with the School of Electrical Engineering, XJTU. From 2016 to 2017, he was a Postdoctoral Research Fellow with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada. He has presided over research projects of the National Natural Science Foundation, the China Postdoctoral Science and Province Foundation, and the State Key Lab Foundation. He has authored or coauthored more than 50 technical papers in peer reviewed journals and conference proceedings and holds 10 China issued invention patents. His research interests include topology, model and control of power electronic systems, high-efficiency resonant power converters, and power electronics equipment reliability.



Yuan Gao received the B.S. and M.S. degrees in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 2012 and 2015, respectively.


He is currently the Director of Application and Test Department, Global Power Technology Co., Ltd. He has published seven technical papers and authored one technical monograph entitled "Silicon Carbide Power Semiconductor Devices: Characteristics, Testing and Applications". His research interests include the characteristic test and evaluation of power devices and its application in power converters.



Sixing Du (Member, IEEE) received the B.S. degree from the Taiyuan University of Science and Technology, Taiyuan, China, in 2009, and the M.S. and Ph.D. degrees from Xi'an Jiaotong University, Xi'an, China, in 2011 and 2014, respectively, all in electrical engineering.

He is currently a member of the teaching faculty with Xi'an Jiaotong University. From 2015 to 2019, he was a Postdoctoral Research Fellow with the Department of Electrical and Computer Engineering, Ryerson University, Toronto, ON, Canada, and the

University of Toronto, Toronto, ON, Canada, respectively. His research interests include high-power converters and their applications to medium-voltage motor drives and power systems.



Jinjun Liu (Fellow, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 1992 and 1997, respectively.

He was a Faculty with XJTU Electrical Engineering School. From late 1999 to early 2002, he was a Visiting Scholar with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA. In late 2002, he was a Full Professor and then the Head of the Power Electronics and Renewable Energy Center, XJTU,

which now comprises more than 20 faculty members and more than 200 graduate students and carries one of the leading power electronics programs in China. From 2005 to early 2010, he was an Associate Dean of Electrical Engineering School, XJTU. From 2009 to early 2015, he was the Dean for undergraduate education with XJTU. He is currently an XJTU Distinguished Professor of Power Electronics. He coauthored 3 books (including one textbook), authored or coauthored more than 500 technical papers in peer-reviewed journals and conference proceedings, holds over 50 invention patents (China/US/Europe), and delivered for many times plenary keynote speeches and tutorials at IEEE conferences or China national conferences in power electronics area. His research interests include modeling, control, and design methods for power converters and electrified power systems, power quality control and utility applications of power electronics, and microgrids for sustainable energy and distributed generation.

Dr. Liu was the recipient of for eight times governmental awards at national level or provincial/ministerial level for scientific research/teaching achievements. He was also the recipient of the 2006 Delta Scholar Award, the 2014 Chang Jiang Scholar Award, the 2014 Outstanding Sci-Tech Worker of the Nation Award, the 2016 State Council Special Subsidy Award, the IEEE TRANSACTIONS ON POWER ELECTRONICS 2016 Prize Paper Award, and the Nomination Award for the Grand Prize of 2020 Bao Steel Outstanding Teacher Award. He served as the IEEE Power Electronics Society Region 10 Liaison and then China Liaison for 10 years, an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS for 13 years, 2015–2019 Executive Vice President and 2020–2021 Vice President for membership of IEEE PELS, and was elevated IEEE Fellow in 2018. He was on the Board of China Electrotechnical Society 2012–2020 and was elected the Vice President in 2013 and the Secretary General in 2018 of the CES Power Electronics Society. Since 2013, he has been the Vice President for International Affairs, China Power Supply Society; and since 2016, he has been the inaugural Editor-in-Chief of *CPSS Transactions on Power Electronics and Applications*. Since 2013, he has been the Vice Chair of the Chinese National Steering Committee for College Electric Power Engineering Programs.