

Implementing Symmetrical Structure in MOV-RCD Snubber-Based DC Solid-State Circuit Breakers

Shuyan Zhao , *Student Member, IEEE*, Reza Kheirollahi , *Student Member, IEEE*, Yao Wang , *Student Member, IEEE*, Hua Zhang , *Member, IEEE*, and Fei Lu , *Member, IEEE*

Abstract—This article deals with metal-oxide varistor (MOV) and resistor–capacitor–diode (RCD) snubber-based solid-state circuit breakers (SSCBs). There are two main contributions. First, a design methodology of MOV-RCD snubber parameters is proposed by considering thermal dissipation and snubber charging time for the first time. The thermal profile of the main conduction switches determines nominal current under passive cooling. Based on the nominal current, the fault current magnitude is derived, and a design method of key parameters of an MOV-RCD snubber is proposed. Four snubbers are designed with different fault currents and dc voltages. Second, symmetrical layouts with distributed parallel cells are proposed for high current capability, which enables scalability. Q3D simulations facilitate the evenly distributed stray inductances among paralleled branches. Both low- and medium-voltage SSCBs are implemented, ranging from 500 V/300 A to 2 kV/1 kA. The power density achieves 37.8 kW/L at 500 V/1 kA. Experiments demonstrate that the reverse voltage reaches 4.88 kV with an ultrafast interruption speed of 24 μ s for 2 kV/1.144 kA fault current including the MOV conduction time interval.

Index Terms—DC power system, metal-oxide varistor (MOV), resistor–capacitor–diode (RCD) snubber, solid-state circuit breaker (SSCB).

I. INTRODUCTION

DC POWER grids have been adopted in various applications, such as electric ship and aircraft propulsion systems [1]–[3]. Other than the traditional ac power systems, dc systems lack natural current zero-crossings, and dc circuit breakers (DCCBs) are important to clear faults. Solid-state circuit breaker (SSCB) is a promising solution, which enables a high interrupting current with high efficiency at fast response speed within microseconds [4]–[6].

However, a high di/dt is usually generated during turn-OFF [4]. Due to the transmission line inductance and current limiting line inductors, huge inductive energy is applied across main switches and generates serious dv/dt and overvoltage. It might

exceed device rating and cause failure [7]. Also, a high dv/dt can induce gate oscillation, gate-oxide degradation, and false turn-ON, causing reliability and lifetime issues [8], [9].

Zaman *et al.* [10] propose to reduce gate oscillation by adding gate resistances or ferrite beads. Liu *et al.* [11] propose to use a gate capacitance to reduce oscillation. These measures have limitations, such as slowing down device speed [12]. Recently, negative voltage turn-OFF [13] and active Miller clamping [14] have been applied to suppress oscillations. However, extremely high dv/dt still presents a risk of failure even with those designs. To cut the problem at its root, a well-designed voltage clamping circuit, also known as a snubber, should be adopted in SSCBs to avoid high dv/dt during turn-OFF [4]. The snubber utilizes energy-absorbing components to reduce dv/dt and energy-dissipating components to clamp overvoltage across devices [4]. For an SSCB, attention should be paid to the dv/dt suppression capability and fast speed during current interruption.

Various snubber configurations have been reported in SSCBs [4], [15]–[23]. In [15], metal-oxide varistor (MOV) and pure capacitor (C) snubbers are applied to suppress the turn-OFF overvoltage, and the effects of capacitance values on the voltage suppression capability are analyzed. But the major concern in a pure C-type snubber is the generated high discharge current during reclosing process [4]. A snubber resistor in series with the capacitor can reduce the discharge current [16], and an MOV in parallel with an RC snubber considerably reduces the required capacitance [17], [18].

However, in an RC snubber, the voltage across the resistor during turn-OFF is also applied on main switches, which leads to an extra voltage stress and power shock [4], [19]. Alternatively, a resistor-capacitor-diode (RCD) snubber can separate charging and discharging paths [4], [19]–[26]. Wu *et al.* [19] compare turn-OFF transients of IGCT based on RC and RCD snubbers in terms of transient power shock and overvoltage suppression. Berg *et al.* [20] analyze an MOV-RCD snubber using analytical investigations, where the short circuit current capability, clearance time, and transient power shock are considered. A 10-kV press-pack IGBT-based SSCB is used in [21], and RCD snubbers can reduce the overvoltage. Liu *et al.* [22] introduce three RCD configurations in a low-voltage dc (LVdc) microgrid. Giannakis and Pefitsis [23] propose the performance evaluation of three different overvoltage suppression circuits, including an RCD circuit employed in a SSCB for low- and medium-voltage dc grids. In [24], an RCD snubber is adopted with an

Manuscript received August 16, 2021; revised November 5, 2021; accepted December 1, 2021. Date of publication December 7, 2021; date of current version January 19, 2022. This work was supported by the Advanced Research Projects Agency-Energy, U.S. Department of Energy, under Grant DE-AR0001114 in the BREAKERS program monitored by Dr. Isik Kizilyalli. Recommended for publication by Associate Editor F. Dijkhuizen. (*Corresponding author: Fei Lu.*)

The authors are with the Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104 USA (e-mail: sz568@drexel.edu; rk887@drexel.edu; yw696@drexel.edu; hua.zhang@drexel.edu; fei.lu@drexel.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2021.3133113>.

Digital Object Identifier 10.1109/TPEL.2021.3133113




Fig. 1. FEA simulated SSCB continuous current and efficiency versus heatsink area.

MOV to provide a voltage clamping function in an IGBT-based SSCB.

In a dc system, short-circuit fault current magnitude ranges typically 2–10 times of rated current [27], [28]. Recent research on snubbers focuses on short-term fault current protection with high magnitude but ignores long-term thermal capability of main conduction devices under nominal current, which should be considered in a practical SSCB. This article proposes a design methodology of MOV-RCD snubber considering both nominal and fault current magnitudes. There are two major contributions. First, the thermal dissipation capability under nominal current and the reaction speed under fault current are identified as critical design criteria. Second, symmetrical main conduction layouts with distributed snubbers/conduction cells are proposed for high current capability, which also enables scalability and efficiency enhancement.

II. THERMAL CAPABILITY ORIENTED RATED CONDITIONS

A. Conflicts Between Thermal Capability and Efficiency

The efficiency of an SSCB [5] at a continuous dc current I_{dc} and a dc voltage V_{dc} is shown in (1). In this article, one thing to note is that (1) is valid specifically for MOSFET-based SSCBs

$$\eta = \left(1 - \frac{P_{cond}}{V_{dc}I_{dc}}\right) \times 100\%, P_{cond} = I_{dc}^2 R_{ds,on}. \quad (1)$$

The conduction loss should be dissipated by a proper cooling system. I_{dc} is limited by the thermal dissipation capability of its cooling approach. To increase I_{dc} for high power density [29], [30], recent research studies cooling systems with high thermal conductivity and heat transfer coefficient, such as forced air and liquid cooling [31]. Although these state-of-art cooling approaches are effective, there is a critical conflict with efficiency.

Fig. 1 provides an example to explain the conflict. Various heatsinks with different surface areas are adopted for natural passive cooling. Finite-element analysis (FEA) is performed to derive heat dissipation when rendering the same steady-state junction temperature below 100 °C ($R_{ds,on} = 20.8 \text{ m}\Omega$). With an increasing of heatsink area, I_{dc} increases from 15.3 to 40.3 A, which reduces SSCB efficiency from 99.94% to 99.83% based on (1). The same trend can be applied to parallel switch-based SSCBs. This conflict reveals that using cooling approaches

to improve current conduction capability is not always good solution since it negatively impacts the efficiency of an SSCB, which is not desired. Therefore, this article aims to propose a new design methodology for SSCBs based on predetermined thermal dissipation capability.

B. Continuous Current Based on Heat Dissipation Capability

Table I provides four examples to show the design process of continuous rated current based on heat dissipation capability. This design procedure and thermal analysis are suitable for both discrete device- and module-based SSCBs.

1) *SSCB #1 Based on Single Discrete MOSFET*: A single 1.2 kV SiC MOSFET (C3M0016120D) is used in a 500-V dc bus. When the generated heat is 25 W, Fig. 2(a) shows the FEA-simulated heatsink surface temperature.

Fig. 3(a) shows the cross-sectional temperature distribution of the MOSFET, including the internal multilayer materials. The maximum steady-state temperature is limited to 92 °C, implying the heat dissipation capability of the heatsink is sufficient for 25-W internal heat. Given a safety margin and $R_{ds,on} = 20.8 \text{ m}\Omega$, the rated current is selected as 30 A. The estimated efficiency of the SSCB achieves 99.88%.

2) *SSCB #2 Based on Four Paralleled Discrete MOSFETS*: Four MOSFETS are parallel in a 500-V dc system. Each one generates 6.25-W heat, resulting in a total of 25 W. Fig. 2(b) shows the simulated heatsink surface temperature.

Fig. 3(b) shows that the internal temperature is limited within 80 °C in the steady state, implying the four distributed heatsinks are capable to handle 25 W. Given a safety margin and $R_{ds,on} = 20.8 \text{ m}\Omega$, the rated current is selected as 15 A for each switch, resulting in a total current of 60 A and efficiency of 99.94%.

3) *SSCB #3 Based on Ten Paralleled Discrete MOSFETS*: Ten MOSFETS are parallel in a 500-V dc system. Each one generates 2.5-W heat, resulting in a total of 25 W. Fig. 2(c) shows the simulated heatsink surface temperature.

Fig. 3(c) shows that the internal temperature is limited within 65 °C in the steady state, validating a heat dissipation capability of 25 W. Given a safety margin and $R_{ds,on} = 17.6 \text{ m}\Omega$ at 65 °C, the rated current selected as 10 A for each switching, resulting in a total current of 100 A and efficiency of 99.96%.

4) *SSCB #4 Based on 3×3 Series-Parallel SiC Modules*: In a 2-kV dc bus, 3×3 series-parallel 1.2-kV SiC modules (CAB450M12XM3), instead of discrete devices, are adopted. When the generated heat of each module is 25 W, Fig. 2(d) shows the simulated heatsink surface temperature.

Fig. 3(d) shows the cross-sectional temperature distribution of the module. The maximum steady-state temperature is limited to 55 °C, implying the heat dissipation capability of the heatsink is sufficient for 25 W. Given a safety margin and $R_{ds,on} = 4.07 \text{ m}\Omega$ at 60 °C, the rated current of each module is selected as 33.3 A. For a 3×3 series-parallel SSCB, the continuous rated current is 100 A, and the estimated efficiency is 99.96%.

As summarized in Table I, the rated current values provide important basis for snubber design in Section III.

TABLE I
 SPECIFICATIONS OF SSCBs AT CONTINUOUS RATED CONDITIONS

No.	Series-Parallel Configuration	DC Bus Voltage (V)	Total Heat Dissipation (W)	Distributed Heat Dissipation (W)	Total Rated Current (A)	Distributed Rated Current (A)	Efficiency (%)
#1	1×1	500	25	25	30	30	99.88
#2	1×4	500	25	6.25	60	15	99.94
#3	1×10	500	25	2.5	100	10	99.96
#4	3×3	2000	225	25	100	33.3	99.96




Fig. 2. Simulated surface temperature profile. (a) Discrete MOSFET 25 W. (b) Discrete MOSFET 6.25 W. (c) Discrete MOSFET 2.5 W. (d) Module 25 W.




Fig. 3. Simulated slice temperature profile. (a) Discrete MOSFET 25 W. (b) Discrete MOSFET 6.25 W. (c) Discrete MOSFET 2.5 W. (d) Module 25 W.




Fig. 4. Working stages of an MOV-RCD snubber-based main conduction path.




Fig. 5. Equivalent circuit of an MOV-RCD snubber during turn-OFF transient. (a) Stage I. (b) Stage II. (c) Stage III. (d) Stage IV.

III. MOV-RCD SNUBBER ENABLED FAULT PROTECTION

A. Circuit Description

In this design, an MOV-RCD snubber is adopted to absorb the fault energy. The circuit topology and working principle are shown in Figs. 4 and 5, explained as follows [25], [26].

Stage I (t_0 - t_1): From t_0 to t_1 , the SSCB works in a normal mode. At t_1 , a fault occurs, and the current i_{ft} increases rapidly.

Stage II (t_2 - t_3): At t_2 , the main switch turns OFF, and current i_{ft} commutates to charge C_s . At t_3 , $v_{sw} = V_{dc}$, i_{ft} reaches the peak.

Stage III (t_3 - t_4): MOV conducts, i_{ft} commutates to the MOV branch, and the voltage is clamped. The inductive

energy in L_{Line} dissipates in MOV and i_{ft} decreases to zero at t_4 .

Stage IV (t_4 - t_5): The snubber capacitor C_s discharges through the resistor and L_{Line} to the dc bus. v_{sw} gradually decreases from the MOV tripping voltage V_{trip} as shown in Fig. 4.

In this article, the snubber charging time (response time) Δt is defined as the increasing time of v_{sw} from zero to its peak, which is the MOV clamping voltage. On one hand, Δt should be small to achieve a fast response speed. On the other hand, Δt should be large enough to reduce dv/dt during the turn-OFF transient [19]. Therefore, a good snubber design should realize a reasonable Δt for both considerations.

TABLE II
SPECIFICATIONS OF MOV-RCD SNUBBERS AT FAULT CONDITIONS

No.	Series-Parallel Configuration	DC Bus Voltage (V)	Distributed Fault Current (A)	Total Fault Current (A)	Distributed Cs (nF)	Total Cs (nF)	Distributed Rs (Ω)	MOV DC/Clamping Voltage (V)
#1	1×1	500	300	300	300	300	50	560/1060 (V420LT40BP)
#2	1×4	500	150	600	200	800	75	560/1060 (V420LT40BP)
#3	1×10	500	100	1000	100	1000	180	560/1060 (V420LT40BP)
#4	3×3	2000	333	1000	200	200	50	850/1720 (V661HA40)

B. Components Selection of MOV-RCD Snubber

1) *MOV Selection*: MOV selection depends on both the dc bus voltage and the rating of main switch, as shown in the following:

$$V_c \leq 0.9 \times V_{ds,rating}, V_{M(DC)} \geq 1.1 \times V_{DC}. \quad (2)$$

The clamping voltage V_c should be 10% lower than the switch rating voltage $V_{ds,rating}$ to provide a reliable protection. The MOV continuous dc voltage $V_{M(dc)}$ should be 10% higher than the dc bus voltage to avoid leakage currents [4].

2) *Snubber Capacitor Selection*: The snubber capacitance can be selected as follows [21], [32]:

$$C_s \approx I_{peak} \Delta t / V_c. \quad (3)$$

It shows that C_s depends on the fault current magnitude, the snubber charging time Δt , and the MOV clamping voltage. In this article, the snubber charging time Δt is selected between $0.5 \mu s$ and $2 \mu s$ to ensure both a fast speed and a smooth dv/dt . With the maximum fault current I_{peak} , clamping voltage V_c , C_s can be derived in (3).

3) *Snubber Resistance Selection*: In Fig. 5(d), R_s should be slightly larger than the critical damping resistance [20], [23].

$$R_s \geq 2\sqrt{\frac{L_{Line}}{C_s}}, R_s \rightarrow 2\sqrt{\frac{L_{Line}}{C_s}}. \quad (4)$$

With a proper R_s , the voltage oscillation can be prevented and it attenuates exponentially from V_{trip} to V_{dc} with a time constant $2 \times L_{Line} / R_s$. R_s cannot be too large to avoid slow discharging that delays the SSCB reclosing. Besides, the reclosing current must be below the pulse current rating of the main switch ($I_{D,pulse}$) as in (5). The larger one of (4) and (5) determines the final R_s .

$$R_s \geq V_{DC} / I_{D,pulse}. \quad (5)$$

C. Specifications of MOV-RCD Snubbers

The existing research [19]–[23] mainly focuses on the RCD snubber design in fault conditions, where the magnitude is 10 times of a nominal value [27], [28]. However, an SSCB should have both thermal dissipation capability at a nominal current and interruption capability at a fault current. This article provides a design methodology of SSCBs to interrupt different currents with high speed and efficiency, as summarized in Fig. 6.

Based on Fig. 6, MOV-RCD snubbers can be developed for SSCBs in Table I. The snubber parameters are shown in Table II. To demonstrate these examples, the main conduction layout design and experimental validations are provided as follows.




Fig. 6. Flowchart of the proposed MOV-RCD snubber design methodology.




Fig. 7. SSCB based on parallel devices considering stray inductances.

IV. SYMMETRICAL DESIGN OF THE MAIN CONDUCTION LAYOUT

The proposed SSCBs adopt parallel configuration of multiple switches, it is necessary to address the conduction layout issue to ensure good consistency. Therefore, symmetrical layout justification and design procedures are presented. This design process and stray inductance analysis are suitable for both discrete device- and module-based SSCBs.

A. Stray Inductance Analysis

Fig. 7 shows the equivalent circuit of main conduction strings considering stray inductances, which affect current distribution and overvoltage due to di/dt [5]. The circuit can be modeled by




Fig. 8. Main conduction layouts. (a) Four paralleled discrete MOSFETs. (b) Ten paralleled discrete MOSFETs. (c) Three paralleled MOSFET modules.




Fig. 9. Q3D simulated stray inductances. (a) Four paralleled discrete MOSFETs. (b) Ten paralleled discrete MOSFETs. (c) Three paralleled MOSFET modules.

the self and mutual inductances as follows:

$$v_{sw} = \begin{bmatrix} L_1 & M_{12} & \cdots & M_{1-k} \\ M_{21} & L_2 & \cdots & M_{2-k} \\ \vdots & \vdots & \ddots & \vdots \\ M_{k-1} & M_{1-2} & \cdots & L_k \end{bmatrix} \times \begin{bmatrix} di_1/dt \\ di_2/dt \\ \vdots \\ di_k/dt \end{bmatrix} \quad (6)$$

where i_k is the current flowing through the k th string. In a symmetrical layout, there is the following approximation

$$di_1/dt = di_2/dt = \cdots = di_k/dt. \quad (7)$$

Substituting (7) into (6), the decoupled stray inductance of each string is described in the following:

$$L_{eq-j} = L_j + \sum_{i=1, i \neq j}^k M_{i-j} \quad (8)$$

where L_{eq-j} represents the equivalent stray inductances in the j th string. It provides a significant revelation that both self and mutual inductances contribute to the total stray inductance. Then, the current in the j th string is calculated as follows:

$$\begin{aligned} V_{DC} &= L_{Line} \cdot di_{ft}/dt + L_{eq-j} \cdot di_j/dt \\ i_j(t) &= \frac{V_{DC} - L_{Line} \cdot di_{ft}/dt}{L_{eq-j}} \cdot t + i_j(0) \end{aligned} \quad (9)$$

where $i_j(0)$ represents the k th string nominal current before the fault. Equations (8) and (9) reveal that the symmetrical layout is a promising solution for a good current sharing because it can realize consistency of the stray inductances.

In this article, three different layouts are studied as in Fig. 8: four-parallel and ten-parallel of discrete MOSFETs, and three-parallel power modules. All designs adopt a symmetrical layout to ensure an evenly distributed stray inductance in each string.

1) *Four Paralleled Discrete MOSFETs*: Fig. 8(a) shows the layout of four parallel switches (S_1 – S_4) that are symmetrically distributed. L_1 – L_4 are regarded as stray self-inductances of main conduction strings. Fig. 9(a) shows the equivalent inductance L_{eq-k} , self-inductance L_k , and the sum of mutual inductances in four strings, which are extracted by ANSYS Q3D at 1 MHz. The average equivalent inductance is 25.87 nH with a maximum deviation of 3%. It validates that the symmetrical layout achieves good consistency among four conduction paths with low stray inductances.

2) *Ten Paralleled Discrete MOSFETs*: Fig. 8(b) shows the layout of ten parallel strings (S_1 – S_{10}) that are symmetrically distributed. L_1 – L_{10} are considered as the stray self-inductances. Fig. 9(b) shows equivalent inductances acquired by Q3D. The average equivalent inductance is 84.28 nH with a maximum deviation of 14%, validating an acceptable consistency. Compared with the four-parallel case, it shows that with more strings in parallel, the equivalent inductance of each string increases due to the mutual inductances.

3) *Three Paralleled SiC Modules*: Fig. 8(c) shows a symmetrical layout of three parallel power modules (S_1 – S_3), and L_1 – L_3 stand for the stray self-inductances. Fig. 9(c) shows simulated inductances from Q3D, indicating good consistency among various strings. It is because this design is a strictly coaxial symmetrical layout, which makes the difference between multiple paths extremely slight. One thing to emphasize is that this layout is based on SiC modules instead of discrete devices.




Fig. 10. Circuit topology of implemented dc current interruption testing platform.




Fig. 11. 500 V/300 A SSCB prototype based on a single MOSFET switch.




Fig. 12. Experimental waveform of a single-MOSFET SSCB to interrupt 310-A current with 500-V dc bus voltage, 63 μH line inductor, and 1.6- Ω load resistor.

V. EXPERIMENTS: FAULT CURRENT INTERRUPTION TEST

A. 500 V/300 A Single-Switch SSCB Interruption Test

Based on Tables I and II, a single-switch SSCB is developed using C3M0016120D. The targeted nominal current is 30 A, and the fault current capability is 300 A in a 500-V dc system.

Fig. 10 shows the dc current interruption testing circuit, and Fig. 11 shows the implemented 500 V/300 A prototype. Snubber parameters follow Table II. A dc source is used to charge a capacitor bank (750 μF); load resistor (1.6 Ω) is used to emulate a fault impedance; and the line inductor L_{Line} is 63 μH .

Fig. 12 shows the measured waveforms to interrupt 310 A with 500-V dc bus voltage. It validates a fast interruption speed. During turn-OFF, the snubber charging time Δt is 1.4 μs , and the peak voltage across the switch is clamped by MOV to 1.14 kV, and the current decreases to zero within 40 μs .




Fig. 13. Experimental waveform of a single-MOSFET SSCB to interrupt 300-A fault current with 36.8- μH line inductor and 1.6- Ω resistor, showing commutation.




Fig. 14. 500 V/600 A SSCB prototype based on four-parallel MOSFET switches.

Fig. 13 shows the experimental results to emulate a fault current scenario. The line inductance L_{Line} is reduced to 36.8 μH to achieve a fast current ramping rate. The fault current reaches 300 A in 100 μs , and SSCB successfully interrupts the current to zero within 20 μs .

Fig. 13 also provides details of current commutation inside the snubber. In the turn-OFF transient, there are two commutation processes within the MOV-RCD-based SSCB. First, the main switch current i_{sw} rapidly decreases and commutates to charge the snubber capacitor. When i_{sw} reaches zero, commutation I completes. A constant current continues charging the snubber capacitor, and v_{sw} increases rapidly to MOV tripping voltage. Second, the current in capacitor decreases and commutates to MOV, which is defined as commutation II. The residual energy dissipates in MOV. The commutation waveforms in Fig. 13 are also consistent with turn-OFF stages in Figs. 4 and 5.

B. 500 V/600 A Four-Switch Parallel SSCB Interruption Test

Based on Tables I and II, four MOSFETs are connected in parallel to form an SSCB. The targeted nominal current is 60 A and the fault current capability is 600 A.

Fig. 14 shows the implemented 500 V/600 A SSCB prototype. Four distributed MOV-RCD snubbers are placed close to the switches. Fig. 15 shows experimental results to interrupt 600 A




Fig. 15. Experimental waveform of a four-switch SSCB to interrupt 600-A current with 500-V dc bus voltage, 63- μ H line inductor, and 0.83- Ω load resistor.




Fig. 16. Experimental waveform of a four-switch SSCB to interrupt 600-A fault current with 36.8- μ H line inductor and 0.25- Ω resistor, showing current sharing.

in a 500-V dc system. The line inductor L_{Line} is 63 μ H, and the load resistance is 0.83 Ω . The snubber charging time Δt is 1.9 μ s. The peak voltage across the switch is clamped by MOV to 1.13 kV, and the current decreases to zero within 65 μ s.

Fig. 16 further tests the fast response speed in a fault current scenario. The line inductor L_{Line} is reduced to 36.8 μ H, and the load resistance is 0.25 Ω . The fault current increases to 600 A in 100 μ s, and the SSCB interrupts it within 38 μ s. The currents in four switches (i_{sw1} – i_{sw4}) are also measured, which validates a good consistency, and the current deviation is only 3.4%. It implies that the proposed symmetrical layout realizes current sharing among four parallel switches.

C. 500 V/1000 A Ten-Switch Parallel SSCB Interruption Test

Then, ten MOSFETs are connected in parallel. The nominal and fault current capabilities are 100 A and 1 kA, respectively.

Fig. 17 shows the implemented 500 V/1 kA prototype. The MOV-RCD snubbers are also symmetrically distributed. Fig. 18 shows the experimental results to interrupt 1 kA in a 500-V dc system. The line inductor 63 μ H, and the external connected




Fig. 17. 500 V/1 kA SSCB prototype based on ten-parallel MOSFET switches.




Fig. 18. Experimental waveform of a ten-switch SSCB to interrupt 1-kA current with 500-V dc bus voltage, 63- μ H line inductor, and 0.5- Ω load resistor.




Fig. 19. Experimental waveform of a ten-switch SSCB to interrupt 1-kA short-circuit fault current with 36.8- μ H line inductor, showing current sharing.

load resistance is only 0.15 Ω . The snubber charging time Δt is 1.3 μ s, which meets the snubber design requirement. The 1-kA fault current is cleared in 130 μ s, implying a fast fault clearance speed for this high current magnitude.

Fig. 19 further tests a short-circuit fault interruption process. The line inductor L_{Line} is 36.8 μ H, and the load terminals are just shorted. The initial capacitor bank voltage is 300 V, and the fault current increases to 1 kA within 200 μ s. The distributed currents in ten switches (i_{sw1} – i_{sw10}) are also measured, showing a good consistency with a deviation within 6.7% and good current sharing performance of ten parallel switches.




Fig. 20. Circuit topology of the implemented dc current interruption testing platform for 2 kV/1 kA SSCB based on a 3×3 power module structure.




Fig. 21. Implemented gate driver board for each module.

D. 2 kV/1000 A 3×3 Power Module SSCB Interruption Test

1) *Hardware Description:* Furthermore, based on Tables I and II, a 3×3 power module-based SSCB is developed as shown in Fig. 20. The rated current is 100 A, and fault current is 1 kA in a 2-kV dc system. In this design, a domino wireless power transfer (WPT) system is used to supply power to multiple gate drivers [5]. Another WPT system is used to charge the capacitor bank to 2 kV [33].

Fig. 21 shows the gate driver design of each module. The gate driver UCC21710Q1 from Texas Instruments is adopted. Two gate driving loops are designed strictly identical to ensure the control signal synchronization.




Fig. 22. Experimental setup of 2 kV/1 kA SSCB with 3×3 power modules.




Fig. 23. Experimental waveform of a 3×3 power module SSCB to interrupt 1-kA short-circuit current in a 2-kV dc system with 36.8-μH line inductor.

Fig. 22 shows a testing bench of a 2 kV/1 kA SSCB prototype. The SSCB is in a three-layer tower structure, and each layer contains three parallel modules with MOV-RCD snubbers.

2) *2 kV/1000 A Interruption Test:* Fig. 23 shows a short-circuit fault testing with a fault current magnitude of 1.14 kA in a 2-kV dc system. The line inductor L_{Line} is 36.8 μH, and the load terminals are directly shorted. The snubber charging time Δt is 1.13 μs. The peak voltage across the SSCB is clamped to 4.88 kV. It validates a fast response speed, and the current decreases to zero within 24 μs.

Another short-circuit testing is conducted at 300 V dc voltage to investigate the voltage and current distribution. A relatively low dc voltage helps to slow down the transient and provide more details on voltage and current sharing. During test, the line inductance L_{Line} is 36.8 μH, and the load terminals are shorted. The experimental results are provided in Fig. 24.

Fig. 24 shows that voltage is evenly distributed among series-connected layers: 1.55, 1.59, and 1.58 kV, respectively. Moreover, the transient voltage sharing among series-connected MOSFETs inside module is also acceptable: switch voltage deviation is below 10%. Meanwhile, the current is also evenly distributed. Inside one layer, measured currents in three parallel modules are 343.8, 339.3, and 330.9 A, with a deviation of 2.1% from the average value. Therefore, the symmetrical busbar design is effective to realize evenly distributed voltage and current sharing.




Fig. 24. Experimental waveform of a 3×3 power module SSCB to interrupt 1-kA short-circuit current with 300-V dc voltage and $36.8\text{-}\mu\text{H}$ line inductor. (a) SSCB voltage. (b) Layer voltage balancing. (c) Switch voltage balancing. (d) Main current. (e) Switch current balancing.




Fig. 25. Ten consecutive 1-kA interruption test events with 20-ms gap.

3) *SSCB Endurance: Consecutive 1 kA Interruption Test Events:* Then, consecutive short-circuit interruption test events are conducted to investigate the endurance of SSCB in the cases that a series of short circuits happen [34]. The dc capacitor bank is $1000\text{ }\mu\text{F}$ and line inductor L_{Line} is $36.8\text{ }\mu\text{H}$. The load terminals are shorted. Tests are conducted at 1-kA fault current condition.

Fig. 25 shows ten consecutive interruption events with 20-ms time gap. During the tests, the fault current reaches 1 kA and the peak voltage of the SSCB is clamped to 4.73 kV. When the main current reaches zero, a test event completes. The same test pattern is repeated for ten times. Each test event takes around $240\text{ }\mu\text{s}$. However, it takes about 19 ms to recharge the




Fig. 26. Ten consecutive 1-kA interruption test events with 100-ms gap.

dc capacitor bank for next test event. Therefore, the events gap is selected as 20 ms.

Another consecutive interruption test is conducted with 100-ms time gap to investigate the SSCB endurance in a different test frequency. Fig. 26 clearly shows that the dc capacitor bank is recharged in 100-ms gap between consecutive test events. During each test, the fault current still reaches 1 kA and the peak voltage is clamped to 4.63 kV. It validates good endurance in situations that a series of short circuits happen.

E. Summary and Comparison of Designed SSCBs

Table III summarizes the comparison of the proposed SSCBs with key parameters. With the increasing of parallel switches, the nominal and fault current magnitudes increases nonlinearly. It is limited by thermal dissipation capability of semiconductor devices and the SSCB structure. For example, ten parallel switches can bring a fault current capability of 1 kA and a high efficiency of 99.96%, but the power density is not significantly improved compared with the single- and four-switch SSCBs. In addition, the fault current clearance time is increased ($130\text{ }\mu\text{s}$) due to the residual energy in the line inductor L_{Line} .

For the 3×3 power module-based SSCB, it is flexible to adjust series and parallel number of switches through the busbar design. It has the benefit to achieve high efficiency with a good scalability. Due to the high voltage across switches, interrupting time is only $24\text{ }\mu\text{s}$ for 1-kA fault current. Table III also validates that, with the proposed snubber design methodology, all the implemented SSCBs have achieved the desired charging time Δt , which is between 0.5 to $2\text{ }\mu\text{s}$.

F. Comparative Study

Table IV provides a comparative study, where ten design parameters are considered. Wu *et al.* [19] present the RC and RCD snubber design for IGCT-based MV DCCBs. dv/dt and power shock are also considered, which ensures the turn-OFF safety. Berg *et al.* [20] focus on the design of an MOV-RCD snubber by considering power shock of the main switch and damping resistance in the discharging process. It also incorporates series scalability by adopting distributed snubbers. Feng *et al.* [21] show an HV DCCB design with distributed IGBTs and snubbers for scalability. The charging time and dv/dt are both considered in the snubber capacitor design. Liu *et al.* [22] and Giannakis

TABLE III
COMPARISON BETWEEN DIFFERENT SSCB PROTOTYPES

No.	Series-Parallel Configuration	DC Bus Voltage (V)	Nominal Current (A)	Fault Current (A)	Estimated Efficiency (%)	Power Density (kW/L)	Δt (μ s)	Interrupting Time (μ s)
#1	1×1	500	30	300	99.88	36.8	1.4	40
#2	1×4	500	60	600	99.94	27.4	1.9	65
#3	1×10	500	100	1000	99.96	37.8	1.3	130
#4	3×3	2000	100	1000	99.96	15.4	1.1	24

TABLE IV
COMPARATIVE STUDY

Parameters ⁽¹⁾	Thermal analysis	Symmetrical structure	Charging time ⁽²⁾	dv/dt	Power shock	Discharging process	scalability	Efficiency	Power density	Voltage range
Proposed	✓	✓	✓	✓	✗	✓	✓	✓	✓	LV-MV ⁽³⁾
[19]	✗	✗	✗	✓	✓	✗	✗	✗	✗	MV
[20]	✗	✗	✓	✓	✓	✓	✓	✗	✗	MV
[21]	✗	✗	✓	✓	✗	✓	✓	✓	✗	HV ⁽⁴⁾
[22]	✗	✗	✗	✓	✗	✓	✗	✗	✗	LV
[23]	✗	✗	✓	✓	✓	✓	✓	✗	✗	LV-MV

(1) Key parameters considered in designing MOV-RCD-based SSCBs; (2) It is related to response speed by considering current magnitude, snubber capacitor, and MOV clamping voltage; (3) Low voltage and medium voltage; and (4) High voltage.

and Pefitsis [23] design the snubber capacitance by considering energy conservation law with the line inductance. For the snubber resistor design, discharging process is also considered, in terms of power dissipation and critical damping. To summarize, the existing references provide comprehensive design factors which should be considered for passive snubber-based SSCB design.

As noted in Table IV, the proposed methodology in this article is unique from three aspects: conduction loss-based thermal analysis, symmetrical implementation, and power density. With respect to other factors, the presented design procedure systematically incorporates them, and provides more complete design guidelines compared with the existing pieces of literature.

VI. CONCLUSION

This article investigates MOV-RCD snubber-based SSCBs. The thermal dissipation capability is identified as an important constraint in determining the nominal current of an SSCB. Then, the fault current capability can be further derived from the nominal current to guide the MOV-RCD snubber design. The selection of key component, that is snubber capacitance, depends on the fault current magnitude, the dv/dt related snubber charging time, and the MOV-related clamping voltage. Moreover, parasitic inductances extraction results by Q3D are given to validate the evenly distributed stray inductances in the proposed symmetrical layout. 500 V/300 A, 500 V/600 A, 500 V/1 kA, and 2 kV/1 kA SSCBs prototypes are implemented with good scalability. The maximum efficiency can achieve 99.96%. Experimental results validate that the proposed SSCBs can successfully interrupt 1 kA with a fast speed of 24 μ s. Meanwhile, in the proposed symmetrical series and parallel structures, the currents and voltages are evenly distributed with low deviation. This article aims to provide a point of reference in designing MOV-RCD snubber for SSCBs.

ACKNOWLEDGMENT

The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

REFERENCES

- [1] F. Mohammadi *et al.*, "HVDC circuit breakers: A comprehensive review," *IEEE Trans. Power Electron.*, vol. 36, no. 12, pp. 13726–13739, Dec. 2021.
- [2] T. Dragicevic, X. Lu, J. C. Vasquez, and J. M. Guerrero, "DC microgrids—Part I: A review of control strategies and stabilization techniques," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 4876–4891, Jul. 2016.
- [3] Y. Chen, S. Zhao, Z. Li, X. Wei, and Y. Kang, "Modeling and control of the isolated DC–DC modular multilevel converter for electric ship medium voltage direct current power system," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 124–139, Mar. 2017.
- [4] R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairoli, "A review of solid-state circuit breakers," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 364–377, Jan. 2021.
- [5] S. Zhao *et al.*, "A 4 kV/120 A SiC solid-state DC circuit breaker powered by a load-independent IPT system," *IEEE Trans. Ind. Appl.*, to be published, doi: [10.1109/TIA.2021.3084130](https://doi.org/10.1109/TIA.2021.3084130).
- [6] R. Kheirollahi, H. Zhang, S. Zhao, J. Wang, and F. Lu, "Ultra-fast solid-state circuit breaker with a modular active injection circuit," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, to be published, doi: [10.1109/JESTIE.2021.3087952](https://doi.org/10.1109/JESTIE.2021.3087952).
- [7] D. Park, D. Shin, S.-K. Sul, J. Sim, and Y.-G. Kim, "Overvoltage suppressing snubber circuit for solid state circuit breaker considering system inductances," in *Proc. 10th Int. Conf. Power Electron. ECCE Asia*, 2019, pp. 2647–2652.
- [8] Z. Miao, G. Sabui, A. M. Roshandeh, and Z. J. Shen, "Design and analysis of DC solid-state circuit breakers using SiC JFETs," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 863–873, Sep. 2016.
- [9] C. Meyer, S. Schroder, and R. W. De Doncker, "Solid-state circuit breakers and current limiters for medium-voltage systems having distributed power systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1333–1340, Sep. 2004.
- [10] X. W. Zaman, X. Zheng, S. Khan, and H. Ali, "Suppression of switching crosstalk and voltage oscillations in a sic MOSFET based half-bridge converter," *Energies*, vol. 11, no. 11, 2018, Art. no. 3111.
- [11] T. Liu, Y. Zhou, Y. Feng, T. T. Wong, and Z. J. Shen, "Experimental and modeling comparison of different damping techniques to suppress switching oscillations of SiC MOSFETs," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, pp. 7024–7031.

- [12] C. Li *et al.*, "High off-state impedance gate driver of SiC MOSFETs for crosstalk voltage elimination considering common-source inductance," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2999–3011, Mar. 2020.
- [13] B. Callanan, "Application considerations for silicon carbide MOSFETs," Application Note, Cree, Inc., Durham, NC, USA, Jan. 2011.
- [14] P. Wang, L. Zhang, X. Lu, H. Sun, W. Wang, and D. Xu, "An improved active crosstalk suppression method for high-speed SiC MOSFETs," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 7736–7744, Nov./Dec. 2019.
- [15] Z. Dongye, L. Qi, K. Liu, X. Wei, and X. Cui, "Coupled inductance model of full-bridge modules in hybrid high voltage direct current circuit breakers," *IEEE Trans. Ind. Electron.*, vol. 67, no. 12, pp. 10315–10324, Dec. 2020.
- [16] M. Komatsu, "A solid-state current limiting switch for the application of DC power network," in *Proc. IEEE Int. Telecommun. Energy Conf.*, 2018, pp. 1–7.
- [17] U. Mehrotra, B. Ballard, T. H. Cheng, B. J. Baliga, S. Bhattacharya, and D. C. Hopkins, "Optimized highly efficient SSCB using organic substrate packaging for electric vehicle applications," in *Proc. IEEE Transp. Electric. Conf. Expo.*, 2020, pp. 128–133.
- [18] U. Mehrotra, B. Ballard, and D. C. Hopkins, "High current medium voltage bidirectional solid state circuit breaker using SiC JFET super cascode," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2020, pp. 6049–6056.
- [19] Y. Wu, Q. Yi, Y. Wu, F. Yang, Z. Zhang, and J. Wen, "Research on snubber circuits for power electronic switch in DC current breaking," in *Proc. 14th IEEE Conf. Ind. Electron. Appl.*, 2019, pp. 2082–2086.
- [20] S. J. Berg, A. Giannakis, and D. Pefitsis, "Analytical design considerations for MVDC solid-state circuit breakers," in *Proc. 21st Eur. Conf. Power Electron. Appl.*, 2019, pp. 1–10.
- [21] L. Feng, R. Gou, F. Zhuo, X. Yang, and F. Zhang, "Development of a 10 kV solid-state DC circuit breaker based on press-pack IGBT for VSC-HVDC system," in *Proc. IEEE 8th Int. Power Electron. Motion Control Conf.*, 2016, pp. 2371–2377.
- [22] F. Liu, W. Liu, X. Zha, H. Yang, and K. Feng, "Solid-state circuit breaker snubber design for transient overvoltage suppression at bus fault interruption in low-voltage DC microgrid," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 3007–3021, Apr. 2017.
- [23] A. Giannakis and D. Pefitsis, "Performance evaluation and limitations of overvoltage suppression circuits for low- and medium-voltage DC solid-state breakers," *IEEE Open J. Power Electron.*, vol. 2, pp. 277–289, 2021, doi: 10.1109/OJPEL.2021.3068531.
- [24] H. Li, J. Zhou, Z. Liu, and D. Xu, "Solid state DC circuit breaker for super uninterruptible power supply," in *Proc. Int. Power Electron. Appl. Conf. Expo.*, 2014, pp. 1230–1235.
- [25] J. Liu, L. Ravi, D. Dong, and R. Burgos, "A single passive gate-driver for series-connected power devices in DC circuit breaker applications," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11031–11035, Oct. 2021.
- [26] Z. Dongye, L. Qi, K. Liu, X. Wei, F. Lu, and X. Cui, "Overvoltage estimation by stray inductances during turn-off of a 500 kV/25 kA DC circuit breaker," *IEEE Trans. Power Electron.*, vol. 36, no. 7, pp. 7400–7406, Jul. 2021.
- [27] Y. Feng, Y. Zhou, and Z. J. Shen, "SiC solid state circuit breaker with an adjustable current-time tripping profile," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2018, pp. 1968–1973.
- [28] R. Kheirollahi, S. Zhao, H. Zhang, X. Lu, J. Wang, and F. Lu, "Coordination of ultrafast solid-state circuit breakers in radial DC microgrids," *IEEE J. Emerg. Sel. Topics Power Electron.*, to be published, doi: 10.1109/JESTPE.2021.3109483.
- [29] P. Cairoli, L. Qi, C. Tschida, V. R. R. Ramanan, L. Raciti, and A. Antoniazzi, "High current solid state circuit breaker for DC shipboard power systems," in *Proc. IEEE Electr. Ship Technol. Symp.*, 2019, pp. 468–476.
- [30] J. Liu, L. Ravi, D. Dong, R. Burgos, C. Buttay, and S. Schmalz, "High power density design of power electronic interrupter in hybrid DC circuit breaker," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2021, pp. 33–38.
- [31] Z. Wang, M. Chinthavali, S. L. Campbell, T. Wu, and B. Ozpineci, "A 50 kW air-cooled SiC inverter with 3-D printing enabled power module packaging structure and genetic algorithm optimized heatsinks," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 6256–6265, Nov./Dec. 2019.
- [32] R. Kheirollahi, S. Zhao, and F. Lu, "Fault current bypass-based LVDC solid-state circuit breakers," *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 7–13, Jan. 2022.
- [33] R. Kheirollahi, S. Zhao, H. Zhang, J. Wang, and F. Lu, "Wireless series-parallel capacitor charger for DC circuit breaker applications," in *Proc. IEEE PELS Workshop Emerg. Technol., Wireless Power Transf.*, 2021, pp. 1–4.

- [34] R. Rodrigues, Y. Zhang, U. Raheja, P. Cairoli, L. Raciti, and A. Antoniazzi, "Robust 5 kA, 1 kV solid-state DC circuit breaker for next generation marine power systems," in *Proc. IEEE Electr. Ship Technol. Symp.*, 2021, pp. 1–7.



Shuyan Zhao (Student Member, IEEE) received the B.S. degree from Wuhan University, Wuhan, China, in 2017, and the M.S. degree from the China University of Mining and Technology, Xuzhou, China, in 2020, both in electrical engineering. He is currently working toward the Ph.D. degree in electrical engineering with Drexel University, Philadelphia, PA, USA.

His research interests include application of high voltage wide bandgap semiconductors, dc circuit breakers, and wireless power transfer technology.




Reza Kheirollahi (Student Member, IEEE) received the M.S. degree in electrical engineering from Tarbiat Modares University, Tehran, Iran, in 2016. He is currently working toward the Ph.D. degree in electrical engineering with Drexel University, Philadelphia, PA, USA.

His research topic focuses on power electronics, dc circuit breakers, wireless power transfer technology, dc and ac microgrids, optimization algorithms, and software and hardware embedded systems.



Yao Wang (Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Northwestern Polytechnical University, Xi'an, China, in 2017 and 2020, respectively. He is currently working toward the Ph.D. degree in electrical engineering with Drexel University, Philadelphia, PA, USA.

His research interests include wireless power transfer technology and resonant converter.



Hua Zhang (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Northwestern Polytechnical University, Xi'an, China, in 2011, 2014, and 2017, respectively.

From September 2014 to August 2015, she was a joint Ph.D. student funded by the China Scholarship Council with the University of Michigan, Dearborn. In September 2015, she started to work with San Diego State University. She is currently an Assistant Research Professor with Drexel University, Philadelphia, PA, USA. Her research interests include wireless power transfer.



Fei Lu (Member, IEEE) received the B.S. and M.S. degrees from the Harbin Institute of Technology, Harbin, China, in 2010 and 2012, respectively, and the Ph.D. degree from the University of Michigan, Ann Arbor, MI, USA, in 2017, all in electrical engineering.

He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA. His research interests include power electronics and the application of electric vehicle charging.