

Four Novel Embedded Z-Source DC–DC Converters

Guidong Zhang [✉], *Member, IEEE*, Ziyang Wu [✉], Shenglong S. Yu [✉], *Member, IEEE*, Hieu Trinh [✉],
and Yun Zhang [✉]

Abstract—This article develops a series of improved Z-source dc–dc converters to realize additional voltage pumping and high power density through two propositions. Proposition 1 develops two improved positive- and negative-connected Z-source dc–dc converters (IPZSC and INZSC), using the same number of components as in the existing voltage pumping Z-source converter. Based on Proposition 1, Proposition 2 proposes four novel embedded Z-source dc–dc converters (EZSCs) by placing the source in a specifically designed position, which realizes lower voltage stresses across capacitors. Various technical aspects of the proposed EZSCs, including operations, power losses, and small signal stability analyses are detailed in this paper. Besides, comparisons between the proposed series of improved Z-source dc–dc converters and other existing Z-source dc–dc converters are thoroughly made to demonstrate the better performance of the EZSCs. Finally, experiments are conducted to well validate the effectiveness and superiority of the proposed converter circuits.

Index Terms—Capacitor voltage stresses, high-power density, high-step-up converters, Z-source dc–dc converter.

I. INTRODUCTION

IN RECENT years, air pollution and energy shortage have become major concerns in the international community, affecting all people living on the planet. To resolve or delay these problems, renewable energy (RE) installation capacity has experienced substantial increases due to the decreasing cost and maturity of RE technologies [1], [2]. Among the key power electronics technologies, multistage converters are employed in the RE generation systems like photovoltaic arrays or fuel cells to realize grid integration [3], [4]. For example, the two-stage inverter can be applied to a high-step-up dc–dc converter to minimize the required high power rating of the system and to boost low voltages to high voltages before being fed into the utility grid [5]–[7].

To design high step-up dc–dc converters, great research effort has been devoted. The main research findings include the

coupled-inductor [8], switched inductor [9], switched capacitor [10], hybrid switched-inductor-capacitor [11], [12], voltage multiplier [13], and voltage lifter [14]. However, in all these topologies, the high voltage gain is achieved at the expense of increased sizes, higher costs, and complicated structures, which prevent the system from having high power density [15]–[17].

Limited by the parasitic parameters of the capacitor, inductor, and semiconductor switch, the conventional boost converter can only reach a maximum voltage gain of 5 or 6. Moreover, an extremely high duty cycle operation may cause serious reverse-recovery problem of the rectifier diode and large current ripples, which aggravate conduction losses [18]. To cope with this issue, cascaded boost converters have been developed and can provide high voltage gains without having an extreme high duty cycle. But this structure has many switches and high switch voltage stresses [19], [20].

The Z-source network, i.e., impedance network with power source, was first invented in 2003 by the researchers in [21], which consists of two identical capacitors and two identical inductors, forming an X-shape, which can be applied for dc–dc, dc–ac, ac–dc, and ac–ac power conversion. With this unique impedance network, the Z-source inverter (ZSI) bears a range of new attractive advantages like realizing voltage step-up and step-down, requiring minimum number of components and having high efficiency and low costs [21]. Despite being so, the ZSI also has some disadvantages. For example, the capacitors' voltage stresses are higher than the input voltage, which increases its cost and size. Besides, the discontinuous input current limits dc voltage utilization. Moreover, the boost factor is limited by $1/(1-2d)$ (d is the shoot-through duty ratio). To resolve these drawbacks, some improved ZSI and quasi-ZSI have been proposed. For instance, Tang *et al.* [22] proposed an improved ZSI with lower capacitor voltage stresses. Through exchanging the positions of the inverter bridge and diode and rearranging their connection directions, the capacitor voltage stress can be reduced significantly. Nguyen *et al.* [23] added one more inductor and one more capacitor to the traditional ZSI, resulting in another improved ZSI, which can provide continuous input current and a higher inverted voltage boost.

Owing to the buck–boost inversion ability, Z-source network is suitable for dc–dc converters as well. Cao and Peng [24] proposed a family of Z-source and quasi-Z-source dc–dc converters. With two active switches, these converters can provide four quadrant operations and obtain higher voltage gains than the boost converter. However, the voltage gain is limited by $(1-d)/(1-2d)$, which is relatively low even when a high duty cycle is used for driving the switches. In order to realize higher

Manuscript received March 5, 2021; revised May 15, 2021; accepted July 5, 2021. Date of publication July 8, 2021; date of current version September 16, 2021. This work was supported by the National Natural Science Foundation of China under Grant 51907032. Recommended for publication by Associate Editor Dmitri Vinnikov. (*Corresponding author: Guidong Zhang.*)

Guidong Zhang, Ziyang Wu, and Yun Zhang are with the School of Automation, Guangdong University of Technology, Guangzhou 510006, China (e-mail: guidong.zhang@gdut.edu.cn; 2111904184@mail2.gdut.edu.cn; yun@gdut.edu.cn).

Shenglong S. Yu and Hieu Trinh are with the School of Engineering, Deakin University, Melbourne, VIC 3216, Australia (e-mail: s.yu@ieec.org; hieu.trinh@deakin.edu.au).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2021.3095516>.

Digital Object Identifier 10.1109/TPEL.2021.3095516




Fig. 1. Derivations of Z-source converters. (a) Conventional Z-source dc–dc converter. (b) Voltage pumping Z-source converter [28]. (c) Improved positive-connected Z-source dc–dc converter. (d) Improved negative-connected Z-source dc–dc converter. (e) Quasi positive-connected embedded Z-source converter. (f) Positive-connected embedded Z-source converter. (g) Negative-connected embedded Z-source converter. (h) Quasi negative-connected embedded Z-source converter.

voltage gains, Torkan and Ehsani [25] presented a high step-up dc–dc converter using Z-source network, flyback, and voltage multiplier concepts. However, the combination of several cells leads to complex circuitry and complicated control. In addition, the use of the coupled inductor in this converter may cause stability problems and low efficiency because of the leakage inductance. The cascaded topology with multiple switched-capacitor cells is presented in [26] in Z-source converter wherein the voltage gain of the converter achieves $(3 - 4d)/(1 - 4d)$, with d being the switches duty cycle. However, an increased number of the switches lead to higher costs and low circuit reliability, which is not widely suitable for practical applications. Takiguchi and Koizumi [27] introduced a quasi-Z-source dc–dc converter with the voltage-lift technique. In this proposed circuit, a capacitor, an inductor, and two diodes were added to the conventional quasi-Z-source network. Compared with the Z-source dc–dc converter proposed in [24], this converter can not only obtain a higher voltage conversion ratio but can also reduce the capacitor voltage stress. However, this improvement was achieved at the expense of additional electronics components, which increases cost and reduces power density.

To achieve higher power density, a higher voltage gain with lower component stress is required, and the minimum number of additional electronics components are desired. Therefore, in this study, we propose a series of improved Z-source dc–dc converters with single-switch active impedance network. Two design propositions are detailed in this study—two improved Z-source dc–dc converters (IZSCs) and further to the IZSC, four embedded Z-source dc–dc converters. Particularly, two IZSCs are developed based on the voltage pumping Z-source converter in [28] and have identical electronics components. Then, by placing the input source at designated positions, four EZSCs are proposed. Through extensive theoretical study and derivations, power loss, efficiency, and system stability are investigated and presented, which show that the proposed EZSCs can all achieve

a lower components voltage stresses and higher voltage gain than their existing counterparts. A 100-W positive-connected EZSC prototype is built in this work and experiments are conducted, which further verifies the advantages of the EZSC design.


II. DERIVATIONS OF Z-SOURCE CONVERTERS

A. Conventional Z-Source DC–DC Converter

The conventional Z-source dc–dc converter (ZSC) is shown in Fig. 1(a). Compared with the traditional boost converter, its voltage conversion ratio can achieve as high as $1/(1 - 2d)$. However, the ZSC has the drawback of high capacitor voltage stress and, meanwhile, its voltage gain is still relatively low.

B. Proposition 1: Improved Z-Source DC–DC Converters

In order to realize higher voltage gains, Zhang *et al.* [28] proposed a voltage-pumping Z-source converter (VPZSC) with only one additional diode D_3 and capacitor C_4 than the conventional ZSC as shown in Fig. 1(b). It has a higher voltage conversion ratio and can reduce the input current ripple. Inspired by the VPZSC, an improved Z-source dc–dc converter, or IZSC, is proposed by changing the positions of the additional diode and capacitor in this study, i.e., Proposition 1. Fig. 1(c) and (d) depicts the two different IZSCs. The improved Z-source dc–dc converter has the same voltage gain as the VPZSC. However, the voltage stress on C_4 is lower, because the output capacitor is composed of capacitors C_3 and C_4 . Since the voltage stresses on other capacitors can be further reduced, we consider this IZSC as an intermediary converter, which helps us design the four EZSCs in this article.

TABLE I
 EQUIVALENT CIRCUITS OF IPZSC AND PEZSC


C. Proposition 2: Embedded Z-Source DC–DC Converter

Through setting the input-source at an appropriate position between the Z-network and switch based on the IZSC, embedded Z-source dc–dc converters are proposed. According to different connections and the position of the input source, four topologies are shown in Fig. 1(e)–(h). It can be seen that the voltage stresses on capacitors C_1 and C_2 decrease. Different performances of the boost ability can be achieved by different connections. Only when the input source is placed as shown in Fig. 1(f) and (g), the voltage gain remains the same as in the IZSC. Therefore, the negative-connected embedded Z-source dc–dc converter, or NESZC, and the positive-connected embedded Z-source dc–dc converter, or PEZSC, can not only reduce the voltage stresses on capacitors C_1 , C_2 , and C_4 but can also realize higher voltage gains, thus achieving higher power density.

III. OPERATIONAL ANALYSIS AND COMPARISON STUDY

Positive-connected converters, IPZSC and PEZSC, are analyzed in detail as two examples in this section, and negative-connected converters can be analyzed with the same method. Some assumptions are made as follows: 1) All electronics components are ideal. 2) $L_1 = L_2 = L$, $C_1 = C_2 = C_3 = C_4 = C$. Currents flowing through L_1 , L_2 and voltages across C_1 , C_2 , C_3 , C_4 increase and decrease linearly.

A. Operational Analysis

The operations of both the IPZSC and PEZSC can be divided into two states: State 0 and State 1. Table I shows the equivalent circuits of operation modes and relevant parameters are summarized in Table II.

B. Comparison Study

Table II presents a comprehensive comparison between the proposed and other Z-source-network-based converters. Meanwhile, a graphical comparison of the voltage gains of these converters is illustrated in Fig. 2. The conventional ZSC has a voltage gain of $1/(1-2d)$, and the numbers of L/C/D/S are




Fig. 2. Comparison of voltage gains between proposed and other Z-source-network-based converters.

2/3/2/1. Converter in [29] is a novel quasi-ZSC by adding a switched-capacitor branch to the existing quadratic boost converter. This quasi-ZSC has a boost factor of $2/(1-d)$, which may require extreme duty cycle (when $d = 0.8 \sim 0.9$) when high voltage gain is needed. This can damage the converter circuit. A three-level dc–dc converter with a diode-rectified quasi-Z source is proposed in [30]. With an additional switch than the converter in [29], its voltage gain achieves $2/(3-4d)$, with the duty cycle ranging from 0.5 to 0.75. However, the use of two switches increases the complexity of control; besides, the improvement of the boost factor is not significant. Research in [31] describes a ZSC with cascaded switched-capacitor, whose voltage gain can reach $(1+d)/(1-2d)$. Moreover, this converter has a lower duty cycle ranges similar to the conventional ZSC (i.e., $d = 0 \sim 0.5$). However, the numbers of L/C/D/S in this converter are 3/5/3/1, which leads to a bigger size, higher cost, and higher complexity. Compared with the conventional ZSC and three converters mentioned above, the VPZSC and the proposed IPZSC and PEZSC can realize higher voltage gains, and quasi-PEZSC has the voltage gain

TABLE II
COMPARISONS AMONG THE CONVENTIONAL ZSC, OTHER Z-SOURCE-NETWORK-BASED CONVERTERS, AND THE SERIES
OF PROPOSED IMPROVED Z-SOURCE CONVERTERS

| Topologies | No. of L/C/D/S | Voltage gain | Voltage stresses of capacitors | Voltage stresses of diodes and switches | Remarks |
|-------------------|----------------|--|--|---|--|
| ZSC | 2/3/2/1 | $G = \frac{1}{1-2d}$ ($0 < d < 0.5$) | $V_{C1} = V_{C2} = \frac{1-d}{1-2d}V_{in}$ $V_{C3} = \frac{1}{1-2d}V_{in}$ | $V_{D1} = V_{D2} = \frac{1}{1-2d}V_{in}$ $V_S = \frac{1}{1-2d}V_{in}$ | <ul style="list-style-type: none"> • Limited voltage gain • High voltage stresses on capacitors and semiconductors • Discontinuous input current |
| Converter in [29] | 2/4/3/1 | $G = \frac{2}{1-d}$ ($0 < d < 1$) | $V_{C1} = V_{C2} = \frac{d}{1-d}V_{in}$ $V_{C3} = \frac{1+d}{1-d}V_{in}$ $V_{C4} = \frac{2}{1-d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{1-d}V_{in}$ $V_S = \frac{1}{1-d}V_{in}$ | <ul style="list-style-type: none"> • Extreme duty cycle when high voltage gain is needed • High voltage stresses on capacitors • Continuous input current |
| Converter in [30] | 2/4/3/2 | $G = \frac{2}{3-4d}$ ($0.5 < d < 0.75$) | $V_{C1} = \frac{2d-1}{3-4d}V_{in}$ $V_{C2} = \frac{2-2d}{3-4d}V_{in}$ $V_{C3} = \frac{1}{3-4d}V_{in}$ $V_{C4} = \frac{2}{3-4d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{3-4d}V_{in}$ $V_{S1} = V_{S2} = \frac{1}{3-4d}V_{in}$ | <ul style="list-style-type: none"> • Additional switch • Limited voltage gain • High cost • Discontinuous input current |
| Converter in [31] | 3/5/3/1 | $G = \frac{1+d}{1-2d}$ ($0 < d < 0.5$) | $V_{C1} = V_{C2} = \frac{1-d}{1-2d}V_{in}$ $V_{C3} = V_{C4} = \frac{1}{1-2d}V_{in}$ $V_{Cf} = \frac{1+d}{1-2d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{1-2d}V_{in}$ $V_S = \frac{1}{1-2d}V_{in}$ | <ul style="list-style-type: none"> • Lots of passive elements • Circuit complexity • Large volume • Discontinuous input current |
| VPZSC | 2/4/3/1 | $G = \frac{2-d}{1-2d}$ ($0 < d < 0.5$) | $V_{C1} = V_{C2} = \frac{1-d}{1-2d}V_{in}$ $V_{C3} = \frac{1}{1-2d}V_{in}$ $V_{C4} = \frac{2-d}{1-2d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{1-2d}V_{in}$ $V_S = \frac{1}{1-2d}V_{in}$ | <ul style="list-style-type: none"> • High voltage stresses on capacitors in Z-source network and C_4 • Discontinuous input current |
| IPZSC | 2/4/3/1 | $G = \frac{2-d}{1-2d}$ ($0 < d < 0.5$) | $V_{C1} = V_{C2} = \frac{1-d}{1-2d}V_{in}$ $V_{C3} = \frac{1}{1-2d}V_{in}$ $V_{C4} = \frac{1-d}{1-2d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{1-2d}V_{in}$ $V_S = \frac{1}{1-2d}V_{in}$ | <ul style="list-style-type: none"> • High voltage stresses on capacitors in Z-source network • Discontinuous input current |
| QPEZSC | 2/4/3/1 | $G = \frac{1+d}{1-2d}$ ($0 < d < 0.5$) | $V_{C1} = V_{C2} = \frac{d}{1-2d}V_{in}$ $V_{C3} = \frac{1}{1-2d}V_{in}$ $V_{C4} = \frac{d}{1-2d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{1-2d}V_{in}$ $V_S = \frac{1}{1-2d}V_{in}$ | <ul style="list-style-type: none"> • Medium voltage gain • Low voltage stresses on capacitors • Discontinuous input current |
| PEZSC | 2/4/3/1 | $G = \frac{2-d}{1-2d}$ ($0 < d < 0.5$) | $V_{C1} = V_{C2} = \frac{d}{1-2d}V_{in}$ $V_{C3} = \frac{1}{1-2d}V_{in}$ $V_{C4} = \frac{1-d}{1-2d}V_{in}$ | $V_{D1} = V_{D2} = V_{D3} = \frac{1}{1-2d}V_{in}$ $V_S = \frac{1}{1-2d}V_{in}$ | <ul style="list-style-type: none"> • High voltage gain • Low voltage stresses on capacitors • High efficiency • Discontinuous input current |

curve between the two groups. The numbers of L/C/D/S in the VPZSC and proposed converters are both 2/4/3/1, which have only one additional diode and capacitor than the conventional ZSC. The voltage gain of the PEZSC rises from $1/(1-2d)$ to $(2-d)/(1-2d)$. Moreover, the PEZSC achieves the lowest components voltage stresses among all the converters in the table. Figs. 3 and 4 show the comparison of voltage stresses on capacitors among the conventional ZSC, the VPZSC, and the proposed PEZSC. In the PEZSC, the voltage stress on the capacitor in the Z-source network drops to $1/9 \sim 2/3$ of that in the VPZSC, while the voltage stress on the output capacitor drops to $3/8 \sim 5/8$ of that in the VPZSC (with duty cycle ranging from $0.1 \sim 0.4$). This reduces the converter size and cost and enhances its power density. In addition, according to the formulas presented in Table II, when all the converters have the same voltage gain, the semiconductors in conventional Z-source

converter suffer the highest voltage stresses because of the use of a high duty cycle, while the voltage stresses on the semiconductors of the proposed improved Z-source converters are lower.

Note that among all the derived Z-source converters in Fig. 1, the input and output do not share a common ground, which is the inherent problem of all Z-source network-based converters.

IV. SMALL-SIGNAL MODELING AND ANALYSIS

To obtain the small-signal model of the PEZSC, the state vector is composed of the currents flowing through the inductors and the voltages across the capacitors, and input variable is defined the input voltage, i.e.,

$$x(t) = [i_{L1} \quad i_{L2} \quad v_{C1} \quad v_{C2} \quad v_{C3} \quad v_{C4}]^T \quad (1)$$




Fig. 3. Comparisons of capacitor voltages between the conventional ZSC and PEZSC.




Fig. 4. Comparisons of capacitor voltages between the VPZSC and PEZSC.

$$u(t) = [v_{in}]. \quad (2)$$

When $0 \leq t \leq dT$, the converter works in State 0 and the following equations can be derived:

$$\begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} + v_{C1}, L_2 \frac{di_{L2}}{dt} = v_{in} + v_{C2} \\ C_1 \frac{dv_{C1}}{dt} = i_{in} - i_{L2}, C_2 \frac{dv_{C2}}{dt} = i_{L2} \\ C_3 \frac{dv_{C3}}{dt} = i_o, C_4 \frac{dv_{C4}}{dt} = i_o - i_{L1} - i_{L2} - i_{in} \end{cases} \quad (3)$$

Meanwhile, the corresponding state-space model and output function for the PEZSC in State 0 can be derived

$$\begin{cases} \dot{x}(t) = A_1 x(t) + B_1 u(t) \\ y(t) = E_1 x(t) + F_1 u(t) \end{cases} \quad (4)$$

According to the (3) and (4), matrices A_1 , B_1 , E_1 , and F_1 can be obtained.

When $dT \leq t \leq T$, the converter works in State 1 and the following equations can be derived:

$$\begin{cases} L_1 \frac{di_{L1}}{dt} = -v_{C2}, & L_2 \frac{di_{L2}}{dt} = -v_{C1} \\ C_1 \frac{dv_{C1}}{dt} = i_{L2} - i_{in}, & C_2 \frac{dv_{C2}}{dt} = i_{in} - i_{L1} \\ C_3 \frac{dv_{C3}}{dt} = i_{in} - i_o, & C_4 \frac{dv_{C4}}{dt} = i_o \end{cases} \quad (5)$$

 TABLE III
COMPONENTS' VOLTAGE STRESSES

| Component | Voltage Stress |
|---------------|---------------------------|
| C_1/C_2 | $\frac{d}{1-2d} V_{in}$ |
| C_3 | $\frac{1}{1-2d} V_{in}$ |
| C_4 | $\frac{1-d}{1-2d} V_{in}$ |
| S | $\frac{1}{1-2d} V_{in}$ |
| $D_1/D_2/D_3$ | $\frac{1}{1-2d} V_{in}$ |

 TABLE IV
COMPONENTS' CURRENT STRESSES

| Component | Current Stress |
|-----------|--|
| L_1 | $\frac{V_o}{R_o} \cdot \frac{1+d}{1-2d}$ |
| L_2 | $\frac{V_o}{R_o} \cdot \frac{2-d}{1-2d}$ |
| D_1/D_3 | $\frac{V_o}{R_o} \cdot \frac{1+d}{1-2d}$ |
| D_2 | $\frac{V_o}{R_o} \cdot \frac{2-d}{1-2d}$ |
| S | $\frac{V_o}{R_o} \cdot \frac{2-d}{1-2d}$ |

Meanwhile, the corresponding state-space model and output function for the PEZSC in State 1 can be derived,

$$\begin{cases} \dot{x}(t) = A_2 x(t) + B_2 u(t) \\ y(t) = E_2 x(t) + F_2 u(t) \end{cases} \quad (6)$$

According to (5) and (10), matrices A_2 , B_2 , E_2 , and F_2 can be obtained.

In a switching period T , the complete state transition matrices can be obtained by taking the average equation (4) and (6) as (7)–(10)

$$A = dA_1 + (1-d)A_2$$

$$= \begin{bmatrix} 0 & 0 & \frac{d}{L_1} & -\frac{1-d}{L_1} & 0 & 0 \\ 0 & 0 & -\frac{1-d}{L_2} & \frac{d}{L_2} & 0 & 0 \\ 0 & -\frac{1}{C_1} & 0 & 0 & \frac{\epsilon}{C_1} & \frac{\epsilon}{C_1} \\ -\frac{1-d}{C_2} & \frac{d}{C_2} & 0 & 0 & \frac{\zeta}{C_2} & \frac{\zeta}{C_2} \\ 0 & 0 & 0 & 0 & \frac{\kappa}{C_3} & \frac{\kappa}{C_3} \\ -\frac{d}{C_4} & -\frac{d}{C_4} & 0 & 0 & \frac{\rho}{C_4} & \frac{\rho}{C_4} \end{bmatrix} \quad (7)$$

$$[\text{Note : } \epsilon = \frac{2-d}{R(1-2d)}; \zeta = \frac{2-3d+d^2}{R(1-2d)}; \kappa = \frac{1+d-3d^2}{R(1-2d)}; \rho = \frac{1-2d+3d^2}{R}]$$

$$B = dB_1 + (1-d)B_2 = \begin{bmatrix} \frac{d}{L_1} & \frac{d}{L_2} & 0 & 0 & 0 & 0 \end{bmatrix}^T \quad (8)$$

$$E = dE_1 + (1-d)E_2 = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 1 \end{bmatrix}^T \quad (9)$$

$$F = dF_1 + (1-d)F_2 = \begin{bmatrix} 0 \end{bmatrix}. \quad (10)$$

TABLE V
EXPERIMENTAL PARAMETERS OF THE PEZSC

| Parameters | Values |
|-----------------------------|------------------|
| Input voltage V_{in} | 20V |
| Output voltage V_{on} | 140V |
| Rated power P_o | 100W |
| Diodes D_1, D_2 and D_3 | SS5200 |
| Mosfet S | IPB117N20NFD |
| Inductors L_1 and L_2 | 330 μ H/6A |
| Capacitors C_1 and C_2 | 100 μ F/63V |
| Capacitors C_3 and C_4 | 100 μ F/100V |
| Switching frequency f | 50kHz |
| Load R_o | 200 Ω |

State variables, input variables, output variables and control variable can be expressed as the sum of an average and a disturbance as shown below:

$$\begin{cases} \langle i_{L1} \rangle_T = I_{L1} + \hat{i}_{L1} \\ \langle i_{L2} \rangle_T = I_{L2} + \hat{i}_{L2} \\ \langle v_{C1} \rangle_T = V_{C1} + \hat{v}_{C1} \\ \langle v_{C2} \rangle_T = V_{C2} + \hat{v}_{C2} \\ \langle v_{C3} \rangle_T = V_{C3} + \hat{v}_{C3} \\ \langle v_{C4} \rangle_T = V_{C4} + \hat{v}_{C4} \\ \langle v_{in} \rangle_T = V_{in} + \hat{v}_{in} \\ d' = d + \hat{d} \end{cases} \quad (11)$$

where $\langle i_{L1} \rangle_T, \langle i_{L2} \rangle_T, \langle v_{C1} \rangle_T, \langle v_{C2} \rangle_T, \langle v_{C3} \rangle_T, \langle v_{C4} \rangle_T, \langle v_{in} \rangle_T$ is the average of $i_{L1}, i_{L2}, v_{C1}, v_{C2}, v_{C3}, v_{C4}, v_{in}$ in one switching cycle, respectively. d' is the variable quantity of the duty cycle of the switch.

When duty cycle $d = 0.4$, using the experimental parameters in Table V, the control-to-output transfer function can be obtained as (12) shown at the bottom of this page, for the simulation system. The bode diagram of the transfer function is shown in Fig. 5. In order to achieve stable operation, a voltage loop PI(proportional integrate) controller is used. The expression of the PI controller is $G_{PI}(s) = k_p + \frac{k_i}{s}$, where $k_p = 0.006$ and $k_i = 0.00065$ are selected. Using this voltage loop PI controller, the bode diagram of the proposed converter voltage loop is shown in Fig. 5. The phase margin is 47.8° when the gain is 0 dB, so this control strategy can ensure stable operations of the system.

$$G_{do}(s) = \left. \frac{\hat{v}_o(s)}{\hat{d}(s)} \right|_{\hat{v}_{in}(s)=0} = \frac{1.377e05s^5 - 1.212e07s^4 - 3.414e12s^3 + 2.755e14s^2 + 7.361e18s}{s^6 + 80s^5 - 2.485e07s^4 - 1.996e09s^3 + 5.51e13s^2 + 4.599e15s}. \quad (12)$$




Fig. 5. Bode plot of the control-to-output transfer function of the PEZSC.

V. PARAMETERS DESIGN OF THE PEZSC

A. Voltage Stresses of Components

Through Table II, the maximum voltage of capacitors in the PEZSC are shown below:

$$V_{C1} = V_{C2} = \frac{d}{1-2d} V_{in} \quad (13)$$

$$V_{C3} = \frac{1}{1-2d} V_{in} \quad (14)$$

$$V_{C4} = \frac{1-d}{1-2d} V_{in}. \quad (15)$$

During State 0, diodes D_1 and D_2 are OFF, and the maximum voltages of D_1 and D_2 can be obtained as

$$V_{D1} = V_{C1} + V_{L2} \quad (16)$$

$$V_{L2} = V_{in} + V_{C2}. \quad (17)$$

Substituting (13) and (17) into (16) leads to

$$V_{D1} = \frac{1}{1-2d} V_{in} \quad (18)$$

$$V_{D2} = V_{C3} = \frac{1}{1-2d} V_{in}. \quad (19)$$

During State 1, diode D_3 and switch S are OFF, and the maximum voltages of D_3 and S can be obtained as

$$V_{D3} = V_{C4} - V_{L1} \quad (20)$$

$$V_{L1} = -V_{C2}. \quad (21)$$

Substituting (13), (15), and (21) into (20) yields

$$V_{D3} = \frac{1}{1-2d} V_{in} \quad (22)$$

$$V_S = V_{C_3} = \frac{1}{1-2d}V_{in}. \quad (23)$$

Based on the derivations above, the voltage stresses of components are summarized in Table III.

B. Current Stresses of Components

In ideal cases, the effects of parasitic parameters of each device are ignored. According to the principle of power conservation, the input power of the converter is equal to the output power, and then the following relation can be obtained:

$$\frac{V_o^2}{R} = V_{in}I_{in}. \quad (24)$$

Thus, the maximum currents flowing through inductors L_1 and L_2 can be obtained as follows:

$$I_{L_1} = \frac{V_o}{R_o} \cdot \frac{1+d}{1-2d} \quad (25)$$

$$I_{L_2} = \frac{V_o}{R_o} \cdot \frac{2-d}{1-2d}. \quad (26)$$

During State 1, diodes D_1 and D_2 are ON, and the maximum currents flowing through D_1 and D_2 can be obtained as

$$I_{D_1} = I_{L_1} + I_{L_2} - I_{in} = \frac{V_o}{R_o} \cdot \frac{1+d}{1-2d} \quad (27)$$

$$I_{D_2} = I_{in} = \frac{V_o}{R_o} \cdot \frac{2-d}{1-2d}. \quad (28)$$

During State 0, diode D_3 is ON, and according to the KCL, the maximum current flowing through D_3 is

$$I_{D_3} = I_{in} - I_{L_1} - I_{L_2} = \frac{V_o}{R_o} \cdot \frac{1+d}{1-2d}. \quad (29)$$

During State 0, switch S is ON. The maximum current flowing through S is

$$I_S = I_{in} = \frac{V_o}{R_o} \cdot \frac{2-d}{1-2d}. \quad (30)$$

Based on the derivations above, the current stresses of components are summarized in Table IV.

C. Inductors

The inductance of L_1 is selected according to the inter-peak current of L_1 , the inductance by a given permitted fluctuation range $x_L\%$, inductor voltage V_{L_1} , duty cycle d , switching period T , and switch conduction time $T_{on} = dT$, which is shown as follows:

$$I_{L_1pp} = \int_{T_{on}}^T \frac{V_{L_1}}{L_1} dt = \frac{dV_{in}}{1-2d} \cdot \frac{1}{L_1} \cdot (T - T_{on}) \quad (31)$$

and

$$I_{L_1pp} = x_L\% I_{L_1}. \quad (32)$$

According to Table IV, (31), and (32), the derivation of L_1 can be obtained as

$$L_1 = \frac{d(1-d)^2 R}{(2-d)^2 x_L\% f_s}. \quad (33)$$




Fig. 6. Experimental prototype. (a) Conventional Z-source dc-dc converter. (b) Voltage pumping Z-source converter [28]. (c) Positive-connected embedded Z-source converter.

The inductance of L_2 is chosen to be the same as the L_1 .

D. Capacitors

The capacitance of C_2 is determined according to the inter-peak voltage of C_2 , the capacitance by a given permitted fluctuation range $x_C\%$, capacitor voltage V_{C_2} , duty cycle d , switching period T , and switch conduction time $T_{on} = dT$, which is shown as follows:

$$V_{C_2pp} = \int_{T_{on}}^T \frac{I_{C_2}}{C_2} dt = \frac{I_o}{C_2} \cdot (T - T_{on}) \quad (34)$$

and

$$V_{C_2pp} = x_C\% V_{C_2}. \quad (35)$$

According to Table III, (34), and (35), the expression of C_2 can be obtained as

$$C_2 = \frac{(1-d)(2-d)}{dR x_C\% f_s}. \quad (36)$$

The capacitance of C_1 is chosen to be the same as C_2 .

The capacitance of C_3 and C_4 can be obtained with a similar method as follows:

$$C_3 = \frac{(1+d)(1-d)(2-d)}{(1-2d)R x_C\% f_s} \quad (37)$$

$$C_4 = \frac{2-d}{R x_C\% f_s}. \quad (38)$$




Fig. 7. Open-loop experimental results of the PEZSC. (a) Driving signal and the currents flowing through inductors I_{L1} and I_{L2} . (b) V_{C1} , V_{C2} , and V_{C3} . (c) V_{C4} and output voltage V_o . (d) V_{D1} , V_{D2} , and V_{D3} .




Fig. 8. Efficiency curves.




Fig. 9. Experimental waveforms for time-varying loads (output power is approximately 100 W).

TABLE VI
COMPARISONS OF SIZES, POWER DENSITY, AND COSTS AMONG THE CONVENTIONAL ZSC, THE VPZSC, THE IPZSC, THE QPEZSC, AND THE PEZSC

| Topologies | Size(cm^3) | Power density | Cost |
|------------|--------------------------------|---------------|--------|
| ZSC | $6.05 \times 5.96 \times 2.50$ | $18.18W/in^3$ | \$7.50 |
| VPZSC | $7.02 \times 6.24 \times 2.50$ | $14.97W/in^3$ | \$8.29 |
| IPZSC | $7.02 \times 6.24 \times 2.50$ | $14.97W/in^3$ | \$8.29 |
| QPEZSC | $6.05 \times 5.89 \times 2.50$ | $18.38W/in^3$ | \$7.95 |
| PEZSC | $6.05 \times 5.89 \times 2.50$ | $18.38W/in^3$ | \$7.95 |

E. Parameters of Switching Devices and Diodes

The voltage and current stresses are the key constraints for selecting switching devices and diodes. According to Tables III and IV, we can choose appropriate switches and diodes within the safety margin.

VI. EXPERIMENTAL VERIFICATION

To verify the proposed PEZSC, a hardware prototype is built in this study as shown in Fig. 6(c). In addition, to reveal the superiority of the PEZSC, hardware prototypes of conventional ZSC and VPZSC are also built as shown in Fig. 6(a) and (b). The experimental parameters and important specifications of power devices of the PEZSC are listed in Table V.

TABLE VII
LOSS ANALYSIS OF THE PEZSC

| | | | |
|---|---------------|---|-------|
| P_{L_1} | | $R_{L_1} I_{L_1}^2_{RMS}$ | 0.51W |
| P_{L_2} | | $R_{L_2} I_{L_2}^2_{RMS}$ | 0.72W |
| P_{D_1} | $P_{V_{F_1}}$ | $V_{F_1} I_{D_1}^{avg}$ | 0.50W |
| | $P_{R_{F_1}}$ | $R_{F_1} I_{D_1}^2_{RMS}$ | 0.46W |
| P_{D_2} | $P_{V_{F_2}}$ | $V_{F_2} I_{D_2}^{avg}$ | 0.50W |
| | $P_{R_{F_2}}$ | $R_{F_2} I_{D_2}^2_{RMS}$ | 0.46W |
| P_{D_3} | $P_{V_{F_3}}$ | $V_{F_3} I_{D_3}^{avg}$ | 0.50W |
| | $P_{R_{F_3}}$ | $R_{F_3} I_{D_3}^2_{RMS}$ | 0.46W |
| P_S | P_{con} | $R_{DS} I_{SRMS}^2$ | 0.53W |
| | P_{sw} | $\frac{V_{DS(off)} I_{S(on)} (t_{on} + t_{off}) f_S}{6}$ | 0.80W |
| $P_{C_1} + P_{C_2} + P_{C_3} + P_{C_4}$ | | $r_{C_1} I_{C_1}^2_{RMS} + r_{C_2} I_{C_2}^2_{RMS} + r_{C_3} I_{C_3}^2_{RMS} + r_{C_4} I_{C_4}^2_{RMS}$ | 1.69W |

Table VI shows the comparisons of power density, sizes, and costs among the conventional Z-source dc–dc converter, the VPZSC, the IPZSC, the proposed QPEZSC, and PEZSC. It can be seen that the PEZSC has the smallest size with the use of smaller capacitors due to the lower voltage stresses on capacitors, while the power density of the PEZSC is the highest among these converters. The cost of the PEZSC is between that of the conventional ZSC and VPZSC, but the PEZSC has achieved the highest voltage gain with low-voltage stresses on capacitors.

Fig. 7 shows the open-loop experimental results of the PEZSC. The driving signal and currents flowing through inductors I_{L_1} and I_{L_2} , voltages of capacitors V_{C_1} , V_{C_2} , and V_{C_3} , output voltage V_o and V_{C_4} , voltages of diodes V_{D_1} , V_{D_2} , and V_{D_3} are shown in each subfigures, respectively. In this experiment, the actual output voltage is 125 V, whereas the theoretical value is 140 V. This discrepancy is expected and acceptable. The power loss of PEZSC at 100 W is shown in Table VII when the load is 200 Ω , wherein the loss of diodes accounts for 46% of the total loss. The efficiency curves of the conventional ZSC, the VPZSC, and the proposed PEZSC are shown in Fig. 8. It is obvious that the PEZSC has higher efficiency than the conventional ZSC and the VPZSC, and its highest efficiency reaches 92.68%.

Fig. 9 shows the closed-loop experimental results of the PEZSC. The input voltage V_{in} maintains at 15 V and the output resistance R changes from 200 to 100 Ω , and then back to 200 Ω . The parameters of the PI controller are set as $k_p = 0.0015$, $k_i = 0.0004$. It can be seen that the output voltage V_o restores to 100 V in 10 ms after the load changes, and the output voltage is not significantly affected by the load change.

VII. CONCLUSION


In this article, we have developed a series of improved Z-source dc–dc converters aiming to realize high voltage gain and high power density. Specifically, inspired by the voltage pumping Z-source converters in [28], an improved Z-source dc–dc converter with additional voltage pumping was proposed.

Then, four embedded Z-source dc–dc converters based on the IZSC were proposed through circuit manipulations, which have higher voltage gains yet with lower component stresses. Through extensive theoretical analyses and experiments, the proposed positive-connected EZSC has been proven to attest a higher voltage gain than the existing Z-source network-based converters, while having low component stresses. To conclude, the proposed converter circuits are able to realize higher power density and voltage gains with lower sizes and costs, leading to their wide applicability in today's power electronics applications.

REFERENCES

- [1] M. Forouzes, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up dc–dc converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [2] G. Zhang, H. Chen, S. Yu, and C. K. Tse, "Impedance strengthening and weakening networks for power converter analysis and design," *IEEE Trans. Power Electron.*, vol. 36, no. 9, pp. 9717–9721, Sep. 2021.
- [3] M. K. Das, K. C. Jana, and A. Sinha, "Performance evaluation of an asymmetrical reduced switched multi-level inverter for a grid-connected PV system," *IET Renewable Power Gener.*, vol. 12, no. 2, pp. 252–263, 2017.
- [4] P. Srinivas and A. S. Rao, "Modulated multi-level fundamental frequency inverter for three-phase photovoltaic application," *Int. J. Recent Technol. Mech. Elect. Eng.*, vol. 4, no. 4, pp. 24–32, 2017.
- [5] M. Forouzes, Y. Shen, K. Yari, Y. P. Siwakoti, and F. Blaabjerg, "High-efficiency high step-up dc–dc converter with dual coupled inductors for grid-connected photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5967–5982, Jul. 2018.
- [6] T. Arunkumari and V. Indragandhi, "An overview of high voltage conversion ratio DC–DC converter configurations used in DC micro-grid architectures," *Renewable Sustain. Energy Rev.*, vol. 77, pp. 670–687, 2017.
- [7] G. Zhang, P. Zheng, S. Yu, H. Trinh, and P. Shi, "Controllability analysis and verification for high-order dc–dc converters using switched linear systems theory," *IEEE Trans. Power Electron.*, vol. 36, no. 8, pp. 9678–9688, Aug. 2021.
- [8] S. Pourjafar, F. Sedaghati, H. Shayeghi, and M. Maalandish, "High step-up DC–DC converter with coupled inductor suitable for renewable applications," *IET Power Electron.*, vol. 12, no. 1, pp. 92–101, 2018.
- [9] E. Salari, M. Banaei, and A. Ajami, "Analysis of switched inductor three-level DC/DC converter," *J. Operation Automat. Power Eng.*, vol. 6, no. 1, pp. 126–134, 2018.
- [10] Y. Zhang, Y. Gao, L. Zhou, and M. Sumner, "A switched-capacitor bidirectional dc–dc converter with wide voltage gain range for electric vehicles with hybrid energy sources," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9459–9469, Nov. 2018.
- [11] M. A. Salvador, T. B. Lazzarin, and R. F. Coelho, "High step-up dc–dc converter with active switched-inductor and passive switched-capacitor networks," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5644–5654, Jul. 2018.
- [12] J. M. de Andrade, R. F. Coelho, and T. B. Lazzarin, "High step-up dc–dc converter based on modified active switched-inductor and switched-capacitor cells," *IET Power Electron.*, vol. 13, no. 14, pp. 3127–3137, 2020.
- [13] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain dc–dc converter based on modified Dickson charge pump voltage multiplier," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7707–7715, Oct. 2017.
- [14] F. Mohammadzadeh Shahr, E. Babaei, M. Sabahi, and S. Laali, "A new DC–DC converter based on voltage-lift technique," *Int. Trans. Elect. Energy Syst.*, vol. 26, no. 6, pp. 1260–1286, 2016.
- [15] Z. Dong, K. T. Chi, and S. R. Hui, "Circuit theoretic considerations of LED driving: Voltage-source versus current-source driving," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4689–4702, May 2019.
- [16] L. Zhao, Z. Luo, Z. Fan, and Y. Shi, "A dual half-bridge converter with hybrid rectifier for dc power supply in railway systems," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 4579–4587, May 2020.
- [17] G. Zhang, J. Zeng, W. Xiao, S. S. Yu, B. Zhang, and Y. Zhang, "A self-protected single-stage LLC resonant rectifier," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 3361–3372, Jun. 2021.


- [18] R. Kavitha and V. Rajini, "Design and implementation of a high gain DC–DC converter with built-in transformer voltage multiplier cells," *Int. J. Elect. Eng. Technol.*, vol. 8, no. 2, pp. 71–80, 2017.
- [19] P. Upadhyay and R. Kumar, "A high gain cascaded boost converter with reduced voltage stress for PV application," *Sol. Energy*, vol. 183, pp. 829–841, 2019.
- [20] X. Hu, P. Ma, J. Wang, and G. Tan, "A hybrid cascaded DC–DC boost converter with ripple reduction and large conversion ratio," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 761–770, Mar. 2020.
- [21] F. Z. Peng, "Z-source inverter," *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar.–Apr. 2003.
- [22] Y. Tang, S. Xie, C. Zhang, and Z. Xu, "Improved Z-source inverter with reduced Z-source capacitor voltage stress and soft-start capability," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 409–415, Feb. 2009.
- [23] M.-K. Nguyen, Y.-C. Lim, and S.-J. Park, "Improved trans-Z-source inverter with continuous input current and boost inversion capability," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4500–4510, Oct. 2013.
- [24] D. Cao and F. Z. Peng, "A family of z-source and quasi-z-source DC–DC converters," in *Proc. 24th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2009, pp. 1097–1101.
- [25] A. Torkan and M. Ehsani, "A novel nonisolated z-source DC–DC converter for photovoltaic applications," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4574–4583, Sep.–Oct. 2018.
- [26] J. Zhao and D. Chen, "Switched-capacitor high voltage gain z-source converter with common ground and reduced passive component," *IEEE Access*, vol. 9, pp. 21 395–21 407, 2021.
- [27] T. Takiguchi and H. Koizumi, "Quasi-z-source DC–DC converter with voltage-lift technique," in *Proc. 39th Annu. Conf. IEEE Ind. Electron. Soc.*, 2013, pp. 1191–1196.
- [28] G. Zhang *et al.*, "A generalized additional voltage pumping solution for high-step-up converters," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6456–6467, Jul. 2019.
- [29] P. Padmavathi and S. Natarajan, "Single switch quasi z-source based high voltage gain DC–DC converter," *Int. Trans. Elect. Energy Syst.*, vol. 30, no. 7, 2020, Art. no. e12399.
- [30] Y. Zhang *et al.*, "Wide input-voltage range boost three-level DC–DC converter with quasi-Z-source for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6728–6738, Sep. 2017.
- [31] Y. Shindo, M. Yamanaka, and H. Koizumi, "Z-source DC–DC converter with cascade switched capacitor," in *Proc. 37th Annu. Conf. IEEE Ind. Electron. Soc.*, 2011, pp. 1665–1670.



Guidong Zhang (Member, IEEE) was born in Shantou, Guangdong, China, in 1986. He received the B.Sc. degree in electrical engineering and automation from the Xi'an University of Technology, Xi'an, China, in 2008, the first Ph.D. degree in power electronics and power transmission from South China University of Technology, Guangzhou, China, in 2014, and the second Ph.D. degree in electrical engineering from FernUniversität in Hagen, Hagen, Germany, in 2015, respectively.

From the end of 2015 to 2016, he was a Postdoctoral Fellow with the University of Hong Kong, Hong Kong. He is currently an Associate Professor with the School of Automation, Guangdong University of Technology, Guangzhou, China. He has authored or coauthored a Springer monograph and about 60 journal papers, and obtained 60 patents. His research interests include high-performance converter design and control and renewable energy generation and storage.

Dr. Zhang was the recipient of the Endeavour Research Fellowship in Australia, in 2017, and six valuable scientific awards. He is currently a Review Editor of *International Journal of Circuit Theory and Applications* and an Associate Editor of the *Chinese Journal of Electrical Engineering*.



Ziyang Wu was born in Zhaoqing, Guangdong, China, in 1996. He received the B.Sc. degree in electrical engineering and automation from the Guangdong University of Technology, Guangzhou, China, where he is currently working toward the master's degree.

His research interests include power electronics topology and its applications.



Shenglong S. Yu (Member, IEEE) received the master's degree in electrical and electronic engineering with distinction and the Ph.D. degree in electrical power engineering from the University of Western Australia (UWA), Perth, WA, Australia, in 2014 and 2017, respectively.

From 2017 to 2019, he was a Postdoctoral Research Fellow with UWA. He is currently an Assistant Professor with Deakin University, Melbourne, VIC, Australia. His research interests include power system analysis, renewable energy integration and forecasting, power electronics, and its applications and control.



Hieu Trinh received the M.Eng. and Ph.D. degrees from the University of Melbourne, Melbourne, VIC, Australia, in 1990, 1992, and 1996, respectively, all in electrical and electronic engineering.

From 1997 to 2000, he was a Lecturer with the School of Engineering, James Cook University, Townsville, NQ, Australia. In 2001, he joined Deakin University, Geelong, VIC, Australia, where he is currently a Full Professor. His research interests include state observers and controllers for interconnected systems, time-delay systems, and application of control theory to industrial systems and power systems.

Dr. Trinh is currently an Associate Editor of *IET Control Theory and Applications*.



Yun Zhang received the B.Sc. and M.Sc. degrees in automatic engineering from Hunan University, Changsha, China, in 1982 and 1986, respectively, and the Ph.D. degree in automatic engineering from the South China University of Technology, Guangzhou, China, in 1998.

He is currently a Professor with the School of Automation, Guangdong University of Technology, Guangzhou, China. His research interests include intelligent control systems, network systems, and signal processing.