

Robustness Investigation of Multi-Inverter Paralleled Grid-Connected System With *LCL*-Filter Based on the Grid-Impedance Allocation Mechanism

Tianzhi Fang ^{ib}, Member, IEEE, Shuheng Shen, Yinglin Jin, and Xinbo Ruan ^{ib}, Fellow, IEEE

Abstract—Due to the existence of grid impedance, there is coupling resonance problem which may cause the multi-inverter grid-connected system to become unstable. This article focuses on universal mechanism for multimodule inverter system composed of *LCL*-type inverters. By establishing the multi-input multi-output matrix of the multi-inverter system, the system stability is divided into two parts, i.e., the self-stability and the interactive-stability. Then, based on elaborate deduction for the interactive-stability, the equivalent allocation mechanism of grid impedance is raised and a stability criterion for multimodule inverters system is proposed. In addition, on the basis of exploring the effect of the digital-control delay on the stability of the multi-inverter system in the weak grid, the phase-lead compensator combining with the optimal capacitor-current-feedback coefficient is adopted to improve the system robustness against grid impedance variation. Finally, the effectiveness of the theoretical analysis is verified by experimental results.

Index Terms—Digital-control delay, grid-impedance allocation, *LCL*-filter, multi-inverter-paralleled, robustness.

NOMENCLATURE

$Z_{L1j}(s)$, $Z_{L2j}(s)$, $Z_{Cj}(s)$ Impedance of inverter-side inductor, grid-side inductor and capacitor of inverter j ($Z_{L1j}(s) = sL_{1j}$, $Z_{L2j}(s) = sL_{2j}$ and $Z_{Cj}(s) = 1/sC_j$).

$Z_g(s)$ ($Y_g(s)$) Grid impedance (grid admittance).

V_{inj} , V_{invj} , V_{PCC} Input voltage, inverter bridge output voltage of inverter j and voltage at the point of common coupling.

$i_{L1j}(s)$, $v_{Cj}(s)$, $i_{L2j}(s)$ Inverter-side inductor current, capacitor voltage and grid-side inductor current of inverter j .

$v_g(s)$, $i_g(s)$ Grid voltage and grid current.

H_{i1-j} , H_{i2-j} Capacitor current feedback coefficient and grid-side inductor current feedback coefficient of inverter j .

i_{refj} Grid-side inductor current reference of inverter j .

f_{sj} , T_{sj} Sampling frequency and sampling period of inverter j .

K_{PWMj} Transfer function from modulation wave to v_{invj} of inverter j .

$G_{ij}(s)$, $G_{dj}(s)$ Current regulator, and transfer function for digital-control delay of inverter j ($G_{dj}(s) = e^{-1.5sT_{sj}}$).

$Z_{R-Dj}(s)$ ($Y_{R-Dj}(s)$) Virtual impedance (virtual admittance) paralleled with the filter capacitor of inverter j .

$i_{csj}(s)$, $Y_{csj}(s)$ ($Z_{csj}(s)$) Equivalent current source and equivalent output admittance (impedance) of inverter j .

$i_{gj}(s)$ Net current injected by inverter j into the grid.

$i_{ji}(s)$ Net current injected by inverter j into inverter i .

$Z_{gj}(s)$ ($Y_{gj}(s)$) Grid impedance (grid admittance) perceived by the j th grid-connected inverter.

PM, f_{cr} Phase margin of the system and intersection frequency of $\sum_{i=1}^n Y_{csi}(s)$ and $Y_g(s)$.

K_{pj} Proportional link of the current regulator $G_{ij}(s)$.

H_{i1p-j} Optimal capacitor-current-feedback coefficient of inverter j .

R_{dj} Emulated virtual resistance without considering digital-control delay.

$G_c(s)$ Phase-lead compensator.

$Y_{R-Dcj}(s)$ Virtual admittance paralleled with the filter capacitor after introducing the phase-lead link.

Manuscript received September 23, 2020; revised December 8, 2020; February 23, 2021, and April 22, 2021; accepted June 8, 2021. Date of publication June 14, 2021; date of current version August 16, 2021. This work was supported in part by the National Natural Science Foundation of China under Grant 52077102, in part by the Natural Science Foundation of Jiangsu Province under Grant BK20201299, in part by the Fundamental Research Funds for the Central Universities under Grant NS2020024, and in part by the Foundation of Graduate Innovation Center in NUAU under Grant kfjj20200308. Recommended for publication by Associate Editor M. Liserre. (Corresponding author: Tianzhi Fang.)

Tianzhi Fang, Shuheng Shen, and Xinbo Ruan are with the Center for More-Electric-Aircraft Power System, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: fangtianzhi@126.com; shenshuheng0520@126.com; ruanxb@nuaa.edu.cn).

Yinglin Jin is with the Texas Instruments Semiconductor Technologies (Shanghai) Co. Ltd., Shanghai 200122, China (e-mail: jinyinglin1022@126.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2021.3088992>.

Digital Object Identifier 10.1109/TPEL.2021.3088992

I. INTRODUCTION

WITH the exploitation of the renewable energy to generate electricity, distributed power generation system (DPGS) is built. In DPGS, the grid-connected inverter converts the generated dc power to available ac power, and plays the significant role of regulating electricity [1].

To eliminate the harmonic content of the grid-connected current, *LCL*-filter is usually considered since it has superior harmonic attenuation ability with reduced volume and weight compared with the single-*L* filter [2]. To suppress its inherent resonance peak [3]–[6], the active damping methods are more preferred over the passive damping ones since they would not introduce additional loss [7]–[12]. Among them, capacitor-current-feedback active-damping method has been widely used owing to its simplicity and effectiveness [8]. However, with the digital control adopted, the proportional feedback of the capacitor current becomes a frequency-related impedance instead of a pure resistance, which may bring about the instability of the system [13], [14]. To alleviate and even eliminate the adverse effect from the digital-control delay, scholars have put forward a variety of solutions, such as the minimum delay sampling method [15], [16], the multiple sampling scheme [17], and the predictive control [18]–[20].

With the scale expansion of DPGS, more and more renewable-energy power plants adopt the system structure of multiple inverters connected in parallel. This configuration can realize the optimized allocation for capacity and fault redundant operation of grid-connected system. Nevertheless, in weak grid, all the inverters are coupled through the grid impedance, which causes the inverters to interact with each other, thereby affecting the stability of the entire parallel system. Meanwhile, when digital control is employed, the effect of digital-control delay on the stability of the multi-inverter grid-connected system cannot be ignored either.

Investigations have also been developed for the issue on the multi-inverter grid-connected system. In [21], the coupling resonance mechanism of multiple inverters is revealed by a simplified passive circuit model without considering the inverter controller, thus the resonance mechanism cannot be accurately displayed. In [22], the viewpoint is proposed as that the equivalent grid-impedance for each inverter in parallel system is the actual grid-impedance multiplied by the number of inverters. However, this conclusion is limited by ideal assumption of the current references of parallel inverters being the same. In [23], the Norton circuit of the parallel-inverter system is established. Based on this, the active-damping method is combined with the deadbeat control to solve the resonance problem among multiple inverters. However, the effect of the deadbeat control is greatly dependent on the accuracy of the system modeling, and the parameters of each inverter are selected to be the same to simplify the discussion. In [24], interactive currents and common currents are used to describe the dynamic interaction of multiple grid-connected inverters in the weak grid. This reveals the coupling resonance mechanism to some extent, but the model is established on the premise that the parameters of all the inverters are consistent. Furthermore, the state-space method is another

stability analysis approach that evaluates system performance through eigenvalue trace analysis [25]–[27].

Although the above studies have made some impressive conclusions on the issue of coupling resonant, most of them are only for inverters system with the same parameters, and few of them give the insight into the effect of digital-control delay on the stability of the parallel system from the perspective of impedance or admittance. Yet, this article focuses on a general-purpose system. This article is a full extension of our previous work in [28], in which the basic concept of grid-impedance being allocated to each inverter is given out. However, few deductions have been provided to support the idea so that its mechanism is ambiguous. While in this article, logical derivations are offered to naturally achieve the grid-impedance allocation mechanism, whose potential merit is also clarified. Moreover, based on exploring the impact of the digital-control delay on the parallel system by impedance analysis, measures are taken to improve the system robustness.

The article is organized as follows. In Section II, the stability of the multi-input multi-output (MIMO) system is divided into the self-stability and the interactive-stability based on the MIMO matrix. In Section III, the interactive-stability is elaborately analyzed and the current interaction relationship is revealed. Consequently, the grid-impedance allocation mechanism is proposed, and the stability criterion of multi-inverter system is given out. In Section IV, the effect of digital-control delay on the multi-inverter system is intensively studied from the perspective of output admittance and the concept of optimal capacitor-current-feedback coefficient is raised. Also, a phase-lead compensator is introduced to improve the system robustness against grid impedance variation. In Section V, the example illustration and experimental results are provided to validate the theoretical analysis. In Section VI, a discussion is developed on the impact of grid voltage feedforward. Finally, Section VII concludes this article.

II. ESTABLISHMENT OF MIMO MATRIX AND DECONSTRUCTION OF CONTROL SYSTEM

The circuit topology of the multi-inverter-paralleled grid-connected system in the weak grid is shown in Fig. 1. Here, we hold the assumption of the grid impedance being inductive-resistive with the general form of $Z_g(s) = R + sL_g$.

A. Digital-Control Delay Considered Norton Model for Single Grid-Connected Inverter

To initiate the investigation, we take module *j* in Fig. 1 for example to analyze and establish the model for single inverter in the grid-connected system preliminarily. Fig. 2(a) illustrates the control block diagram for the single digitally controlled inverter with the capacitor-current-feedback active-damping, which is equivalent to emulate a virtual impedance $Z_{R_Dj}(s)$ in paralleled with the filter capacitor [29]. $Z_{R_Dj}(s)$ is written as

$$Z_{R_Dj}(s) = \frac{L_{1j}}{H_{i1-j}K_{PWMj}C_j} \cdot \frac{1}{G_{dj}(s)}. \quad (1)$$




Fig. 1. Topology of the multiparalleled grid-connected inverters system in the weak grid.

Then, Fig. 2(a) can be further equivalent to the simplified control block diagram shown in Fig. 2(b), in which

$$G_{Mj}(s) = G_{ij}(s)G_{dj}(s)K_{PWMj}. \quad (2)$$

And the expressions of $Y_{invj}(s)$ and $Y_{PCCj}(s)$ are shown as (3) and (4) shown at the bottom of this page. According to Fig. 2(b), the expression of the grid-side inductor current $i_{L2j}(s)$ can be derived as

$$\begin{aligned} i_{L2j}(s) &= G_{csj}(s) \cdot i_{refj}(s) - Y_{csj}(s) \cdot v_{PCC}(s) \\ &\triangleq i_{csj}(s) - Y_{csj}(s) \cdot v_{PCC}(s) \end{aligned} \quad (5)$$

where

$$G_{csj}(s) = \frac{G_{Mj}(s)Y_{invj}(s)}{1 + H_{i2-j}G_{Mj}(s)Y_{invj}(s)} \quad (6)$$

$$Y_{csj}(s) = \frac{Y_{PCCj}(s)}{1 + H_{i2-j}G_{Mj}(s)Y_{invj}(s)}. \quad (7)$$

Consequently, from (5), we can acquire the Norton equivalent model for the single inverter (as shown in the dashed box in Fig. 3), which is actually a current source $i_{csj}(s)$ paralleled with an output admittance $Y_{csj}(s)$ from the PCC point.

B. General MIMO Matrix of Multi-Inverter System and Deconstruction of Control System

Based on the analysis of the last part, we could further obtain the Norton circuit of the whole system, as shown in Fig. 3. According to the circuit in Fig. 3, $v_{PCC}(s)$ can be derived as

$$v_{PCC}(s) = \frac{\sum_{i=1}^n i_{csi}(s) + v_g(s)Y_g(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)}. \quad (8)$$

By substituting (8) into (5), the grid-side inductor current $i_{L2j}(s)$ can be expressed as

$$\begin{aligned} i_{L2j}(s) &= \frac{\sum_{i=1, i \neq j}^n Y_{csi}(s) + Y_g(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{csj}(s) \\ &+ \sum_{i=1, i \neq j}^n \left[\frac{-Y_{csj}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{csi}(s) \right] \\ &- \frac{Y_{csj}(s)Y_g(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot v_g(s) \\ &\triangleq M_{jj}(s) \cdot i_{csj}(s) + \sum_{i=1, i \neq j}^n [M_{ji}(s) \cdot i_{csi}(s)] \\ &- N_j(s) \cdot v_g(s) \end{aligned} \quad (9)$$

And $M_{jj}(s)$, $M_{ji}(s)$, and $N_j(s)$ in (9) are shown as follows:

$$M_{jj}(s) = \left(\sum_{i=1, i \neq j}^n Y_{csi}(s) + Y_g(s) \right) / \left(\sum_{i=1}^n Y_{csi}(s) + Y_g(s) \right) \quad (10)$$

$$M_{ji}(s) = (-Y_{csj}(s)) / \left(\sum_{i=1}^n Y_{csi}(s) + Y_g(s) \right) \quad (11)$$

$$N_j(s) = (Y_{csj}(s)Y_g(s)) / \left(\sum_{i=1}^n Y_{csi}(s) + Y_g(s) \right). \quad (12)$$

In the light of the former analysis, we can make the following deduction. If we regard the grid-side inductor currents i_{L2j} of all the inverters as the output variables and all the inverter current references i_{refj} as the input variables, we can obtain the equivalent control block diagram of multi-inverter grid-connected system, as shown in Fig. 4. It can be seen that the multi-inverter system is actually a MIMO system for now, and furthermore, its equivalent control block diagram can be divided into two subsystems cascaded.

- 1) The first subsystem is shown in the blue dashed box in Fig. 4. As for this part, the input signals are the current references i_{refj} of all the inverters, and the output signals are the equivalent current sources i_{csj} of all the inverters. The relationship between them can be described by the transfer function matrix $\mathbf{G}_{cs, n \times n}$, which possesses the form as

$$\begin{aligned} \mathbf{G}_{cs, n \times n} &= [\mathbf{I}_{n \times n} + \mathbf{H}_{i2, n \times n} \cdot \mathbf{G}_{M, n \times n} \cdot \mathbf{Y}_{inv, n \times n}]^{-1} \\ &\cdot \mathbf{G}_{M, n \times n} \cdot \mathbf{Y}_{inv, n \times n} \end{aligned} \quad (13)$$

where $\mathbf{I}_{n \times n}$ is an identity matrix of $n \times n$ order and $\mathbf{G}_{M, n \times n} = \text{diag}\{G_{M1}(s), G_{M2}(s), \dots, G_{Mn}(s)\}$, $\mathbf{Y}_{inv, n \times n} = \text{diag}\{Y_{inv1}(s), Y_{inv2}(s), \dots, Y_{invn}(s)\}$, and $\mathbf{H}_{i2, n \times n} = \text{diag}\{H_{i2-1}, H_{i2-2}, \dots, H_{i2-n}\}$ are all diagonal matrices. So, the matrix $\mathbf{G}_{cs, n \times n}$ is also

$$Y_{invj}(s) = \frac{Z_{Cj}(s)Z_{R-Dj}(s)}{Z_{L1j}(s)Z_{L2j}(s) \cdot (Z_{Cj}(s) + Z_{R-Dj}(s)) + Z_{Cj}(s)Z_{R-Dj}(s) \cdot (Z_{L1j}(s) + Z_{L2j}(s))} \quad (3)$$

$$Y_{PCCj}(s) = \frac{Z_{L1j}(s) \cdot (Z_{Cj}(s) + Z_{R-Dj}(s)) + Z_{Cj}(s)Z_{R-Dj}(s)}{Z_{L1j}(s)Z_{L2j}(s) \cdot (Z_{Cj}(s) + Z_{R-Dj}(s)) + Z_{Cj}(s)Z_{R-Dj}(s) \cdot (Z_{L1j}(s) + Z_{L2j}(s))} \quad (4)$$




Fig. 2. Control block diagram of inverter j . (a) Control block diagram for the LCL -type grid-connected inverter with basic capacitor-current feedback active-damping. (b) Equivalent control block diagram.




Fig. 3. Norton circuit of multi-inverter grid-connected system in the weak grid.




Fig. 4. Equivalent MIMO control block diagram of multi-inverter grid-connected system.

a diagonal matrix. Then, we can get the following matrix:

$$\mathbf{i}_{cs,n \times 1} = \mathbf{G}_{cs,n \times n} \cdot \mathbf{i}_{ref,n \times 1} \Leftrightarrow$$

$$\begin{bmatrix} i_{cs1}(s) \\ \dots \\ i_{csj}(s) \\ \dots \\ i_{csn}(s) \end{bmatrix} = \begin{bmatrix} G_{cs1}(s) & \dots & 0 & \dots & 0 \\ \dots & \dots & \dots & \dots & \dots \\ 0 & \dots & G_{csj}(s) & \dots & 0 \\ \dots & \dots & \dots & \dots & \dots \\ 0 & \dots & 0 & \dots & G_{csn}(s) \end{bmatrix} \cdot \begin{bmatrix} i_{ref1}(s) \\ \dots \\ i_{refj}(s) \\ \dots \\ i_{refn}(s) \end{bmatrix} \quad (14)$$

It can be seen that, since $\mathbf{G}_{cs,n \times n}$ is a diagonal matrix, there is no coupling among all the inverters in terms of this subsystem. Thus, this part could be deemed as n single-input single-output (SISO) systems. As a result, the pole distribution of $G_{csj}(s)$ will individually determine whether the inverter j is stable. As seen, the first subsystem has presented the stability of all the

inverters themselves, and consequently the stability of this part can be called self-stability. Since the grid impedance is not involved in this part, the self-stability is actually the stability issue of each inverter in the stiff grid. It can be traced back to Fig. 2(b) that each inverter j could be ensured its own stable by reasonably designing $G_{csj}(s)$ of no right-half-plane (RHP) poles. Specifically, $G_{csj}(s)$ involves $G_{ij}(s)$, H_{i1-j} and etc., which thus should be carefully designed to guarantee the self-stability of each module. Since the design procedure of this part that we could follow has been provided in [30], the detailed designing process is not given here.

2) The second subsystem is shown in the red dashed box in Fig. 4. As for this part, the input signals are the equivalent current sources i_{csj} of all the inverters and grid voltage v_g , and the output signals are the grid-side inductor currents i_{L2j} of all the inverters. The relationship between them can be described by the MIMO transfer function matrix (15) shown at the bottom of the next page.

In (15), $\mathbf{M}_{n \times n}$ is the transfer function matrix from the equivalent current sources of all the inverters to their respective grid-side inductor currents, and the matrix $\mathbf{N}_{n \times 1}$ is the transfer function matrix from the grid voltage to the grid-side inductor currents of all the inverters. The expressions of the elements in the matrices $\mathbf{M}_{n \times n}$ and $\mathbf{N}_{n \times 1}$ are shown in (10), (11), and (12), respectively. It can be seen that, since $\mathbf{M}_{n \times n}$ is a nondiagonal matrix, there is the coupling among all the inverters as far as this subsystem is concerned, which manifests that the stability of this part is related to the interaction among the inverters, and thus the stability of this part can be called interactive-stability. In fact, it is the grid impedance dwelling in this part that induces the coupling. For this more intricate part, further investigation would be carried out.

III. STABILITY CRITERION OF MULTI-INVERTER SYSTEM BASED ON THE EQUIVALENT ALLOCATION OF GRID IMPEDANCE

A. Elaborate Analysis for the Interactive-Stability

From the analysis in the previous section, we know that there is a coupling phenomenon in multi-inverter-paralleled grid-connected system. Thus, for the sake of exploring the interaction among the inverters, we can decompose (15) as (16), shown at the bottom of this page, where

$$M_{jj,a}(s) = \frac{Y_g(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \quad (17)$$

$$M_{jj,b}(s) = \frac{\sum_{i=1, i \neq j}^n Y_{csi}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)}. \quad (18)$$

Accordingly, the control block diagram of the interactive-stability part in Fig. 4 can be equivalent to Fig. 5(a). Here comes the further explanation about Fig. 5(a). Without loss of generality, inverter j is taken as an example for illustration. As shown in (16), i_{L2j} could be regarded as consisting of two parts:

$$i_{L2j}(s) = i_{gj}(s) + \sum_{i=1, i \neq j}^n i_{ji}(s) \quad (19)$$

where

$$\begin{aligned} i_{gj}(s) &= M_{jj,a}(s) \cdot i_{csj}(s) - N_j(s) \cdot v_g(s) \\ &= \frac{Y_g(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{csj}(s) \\ &\quad - \frac{Y_{csj}(s)Y_g(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot v_g(s) \end{aligned} \quad (20)$$

$$\begin{aligned} \sum_{i=1, i \neq j}^n i_{ji}(s) &= M_{jj,b}(s) \cdot i_{csj}(s) + M_{ji}(s) \cdot \sum_{i=1, i \neq j}^n i_{csi}(s) \\ &= \frac{\sum_{i=1, i \neq j}^n Y_{csi}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{csj}(s) \\ &\quad - \frac{Y_{csj}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot \sum_{i=1, i \neq j}^n i_{csi}(s). \end{aligned} \quad (21)$$

On the right side of (19), the first part (i_{gj}) represents the net current injected by inverter j into the grid, and the second part represents the sum of the net currents injected by inverter

j into other $(n-1)$ inverters (which are actually the interactive currents). Fig. 3 has just given the illustration of these currents' flowing. Thus, it can be seen that, for the multi-inverter-parallel grid-connected system in the weak grid, there are not only the currents injected by the inverters into the grid, but also the interactive currents among the inverters.

Besides, from (21) we can further get the expression of single interactive current as

$$\begin{aligned} i_{ji}(s) &= \frac{Y_{csi}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{csj}(s) \\ &\quad - \frac{Y_{csj}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{csi}(s). \end{aligned} \quad (22)$$

As for i_{ji} , it represents the net current injected by inverter j into inverter i . On the right side of (22), the first part is the response current in the output admittance of inverter i excited by inverter j as the source, and the second part is the response current in the output admittance of inverter j excited by inverter i as the source.

Obviously, the total grid current i_g is equal to the sum of the grid-side inductor currents i_{L2j} ($j = 1, 2, \dots, n$) of all the inverters, so based on (19) we can further get

$$i_g(s) = \sum_{j=1}^n i_{L2j}(s) = \sum_{j=1}^n i_{gj}(s) + \sum_{j=1}^n \sum_{i=1, i \neq j}^n i_{ji}(s). \quad (23)$$

As for the second part of the right side of (23), we can derive (24), shown at the bottom of next page. Combining with (22), the first term here is taken as an example to be derived as (25), shown at the bottom of next page.

Similarly, we can find that the rest terms, i.e., $i_{13}(s) + i_{31}(s)$, $i_{14}(s) + i_{41}(s)$, ..., $i_{23}(s) + i_{32}(s)$, $i_{24}(s) + i_{42}(s)$, ..., $i_{(n-1)n}(s)$

$$\begin{aligned} \mathbf{i}_{L2, n \times 1} &= \mathbf{M}_{n \times n} \cdot \mathbf{i}_{cs, n \times 1} - \mathbf{N}_{n \times 1} \cdot v_g(s) \Leftrightarrow \\ \begin{bmatrix} i_{L21}(s) \\ \dots \\ i_{L2j}(s) \\ \dots \\ i_{L2n}(s) \end{bmatrix} &= \begin{bmatrix} M_{11}(s) & \dots & M_{1j}(s) & \dots & M_{1n}(s) \\ \dots & \dots & \dots & \dots & \dots \\ M_{j1}(s) & \dots & M_{jj}(s) & \dots & M_{jn}(s) \\ \dots & \dots & \dots & \dots & \dots \\ M_{n1}(s) & \dots & M_{nj}(s) & \dots & M_{nn}(s) \end{bmatrix} \cdot \begin{bmatrix} i_{cs1}(s) \\ \dots \\ i_{csj}(s) \\ \dots \\ i_{csn}(s) \end{bmatrix} - \begin{bmatrix} N_1(s) \\ \dots \\ N_j(s) \\ \dots \\ N_n(s) \end{bmatrix} \cdot v_g(s) \end{aligned} \quad (15)$$

$$\begin{aligned} \mathbf{i}_{L2, n \times 1} &= \mathbf{M}_{a, n \times n} \cdot \mathbf{i}_{cs, n \times 1} - \mathbf{N}_{n \times 1} \cdot v_g(s) + \mathbf{M}_{b, n \times n} \cdot \mathbf{i}_{cs, n \times 1} \Leftrightarrow \\ \begin{bmatrix} i_{L21}(s) \\ \dots \\ i_{L2j}(s) \\ \dots \\ i_{L2n}(s) \end{bmatrix} &= \begin{bmatrix} M_{11,a}(s) & \dots & 0 & \dots & 0 \\ \dots & \dots & \dots & \dots & \dots \\ 0 & \dots & M_{jj,a}(s) & \dots & 0 \\ \dots & \dots & \dots & \dots & \dots \\ 0 & \dots & 0 & \dots & M_{nn,a}(s) \end{bmatrix} \cdot \begin{bmatrix} i_{cs1}(s) \\ \dots \\ i_{csj}(s) \\ \dots \\ i_{csn}(s) \end{bmatrix} - \begin{bmatrix} N_1(s) \\ \dots \\ N_j(s) \\ \dots \\ N_n(s) \end{bmatrix} \cdot v_g(s) \\ &+ \begin{bmatrix} M_{11,b}(s) & \dots & M_{1j}(s) & \dots & M_{1n}(s) \\ \dots & \dots & \dots & \dots & \dots \\ M_{j1}(s) & \dots & M_{jj,b}(s) & \dots & M_{jn}(s) \\ \dots & \dots & \dots & \dots & \dots \\ M_{n1}(s) & \dots & M_{nj}(s) & \dots & M_{nn,b}(s) \end{bmatrix} \cdot \begin{bmatrix} i_{cs1}(s) \\ \dots \\ i_{csj}(s) \\ \dots \\ i_{csn}(s) \end{bmatrix} \end{aligned} \quad (16)$$




Fig. 5. Equivalent transformation of control block diagram of the interactive-stability of system. (a) Equivalent block diagram of the interactive stability in Fig. 4. (b) Further equivalent block diagram.

+ $i_{n(n-1)}(s)$ all equal to 0 respectively by obtaining their expressions from (22). Thus, we can get

$$\sum_{j=1}^n \sum_{i=1, i \neq j}^n i_{ji}(s) = 0. \quad (26)$$

This manifests that the sum of the interaction currents among the inverters is zero, that is, the interaction currents among the inverters are cancelled out by each other. Then, by substituting (26) into (23), we could obtain

$$i_g(s) = \sum_{j=1}^n i_{gj}(s). \quad (27)$$

So, we can conclude that the total grid current i_g is actually equal to the sum of the net currents injected into the grid by all the inverters. Accordingly, Fig. 5(a) could be further equivalent to Fig. 5(b).

It is noteworthy that, in all of the above derivation process there is no premise of parameters being the same, which means that the conclusion we get has a good generality for universal parallel system.

B. Grid-Impedance Allocation Mechanism

As for the net current $i_{gj}(s)$ of each inverter, we can get the following equation according to (20) and make further derivation as

$$\begin{aligned} i_{gj}(s) &= \frac{Z_{csj}(s) \cdot i_{csj}(s) - v_g(s)}{Z_g(s) \cdot Z_{csj}(s) \cdot \sum_{i=1}^n Y_{csi}(s) + Z_{csj}(s)} \\ &\triangleq \frac{Z_{csj}(s) \cdot i_{csj}(s) - v_g(s)}{Z_{gj}(s) + Z_{csj}(s)} \end{aligned} \quad (28)$$

where

$$\begin{aligned} Z_{gj}(s) &= Z_{csj}(s) \cdot \sum_{i=1}^n Y_{csi}(s) \cdot Z_g(s) \\ &= \frac{Z_{csj}(s)}{Z_{cs1}(s) \parallel Z_{cs2}(s) \parallel \dots \parallel Z_{csn}(s)} \cdot Z_g(s). \end{aligned} \quad (29)$$

The corresponding admittance $Y_{gj}(s)$ of $Z_{gj}(s)$ is

$$Y_{gj}(s) = \frac{Y_{csj}(s)}{Y_{cs1}(s) + Y_{cs2}(s) + \dots + Y_{csn}(s)} \cdot Y_g(s). \quad (30)$$

$$\begin{aligned} \sum_{j=1}^n \sum_{i=1, i \neq j}^n i_{ji}(s) &= \sum_{i=2}^n i_{1i}(s) + \sum_{i=1, i \neq 2}^n i_{2i}(s) + \dots + \sum_{i=1, i \neq n}^n i_{ni}(s) \\ &= [i_{12}(s) + i_{13}(s) + \dots + i_{1n}(s)] + [i_{21}(s) + i_{23}(s) + \dots + i_{2n}(s)] + \dots + [i_{n1}(s) + i_{n2}(s) + \dots + i_{n(n-1)}(s)] \\ &= \underbrace{\{[i_{12}(s) + i_{21}(s)] + [i_{13}(s) + i_{31}(s)] + \dots\}}_{(n-1)\text{terms}} + \underbrace{\{[i_{23}(s) + i_{32}(s)] + [i_{24}(s) + i_{42}(s)] + \dots\}}_{(n-2)\text{terms}} \\ &\quad + \dots + \underbrace{[i_{(n-1)n}(s) + i_{n(n-1)}(s)]}_{1\text{term}} \end{aligned} \quad (24)$$

$$\begin{aligned} &i_{12}(s) + i_{21}(s) \\ &= \left[\frac{Y_{cs2}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{cs1}(s) - \frac{Y_{cs1}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{cs2}(s) \right] \\ &\quad + \left[\frac{Y_{cs1}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{cs2}(s) - \frac{Y_{cs2}(s)}{\sum_{i=1}^n Y_{csi}(s) + Y_g(s)} \cdot i_{cs1}(s) \right] = 0 \end{aligned} \quad (25)$$




Fig. 6. Grid impedance equivalent allocation circuit of multiparalleled grid-connected inverters system. (a) Equivalent transformation circuit of Fig. 3. (b) Further equivalent transformation circuit.

According to (27) and (28), we can get the equivalent circuit diagram of Fig. 3, as shown in Fig. 6(a). Furthermore, by returning the Thevenin circuit of each inverter in Fig. 6(a) to its Norton circuit, we can obtain the final equivalent circuit diagram of the parallel system, as shown in Fig. 6(b). It can be seen that the grid impedance has been equivalently allocated to each inverter according to (29). In other words, each inverter in parallel operation does not work with the original grid impedance, but works equivalently with the allocated grid impedance affected by the output impedance of other inverters.

As is pointed out in [31] that there is the resonant frequency forbidden region for digital-controlled grid-connected inverter with capacitor-current feedback active-damping, and design considerations are given for the relevant parameters to refrain them out of the forbidden region amid the grid impedance variation, thus ensuring the stability of single inverter. While for parallel system, with the grid impedance allocated to each module, the coupling relationship among inverters induced by grid impedance is decoupled. Moreover, inverters will work with newly allocated grid-impedance instead of the original one, and thus they may touch the restricted area again to cause the instability of the parallel system. This is what the grid-impedance allocation mechanism could reveal and also the merit of it. Then, measures need to be taken to improve the robustness of the whole system.

It can be obtained from Fig. 6 that, after the grid impedance is allocated, the net current $i_{gj}(s)$ of the j th inverter is

$$i_{gj}(s) = \frac{Y_{gj}(s)}{Y_{csj}(s) + Y_{gj}(s)} \cdot i_{csj}(s) - \frac{Y_{csj}(s)Y_{gj}(s)}{Y_{csj}(s) + Y_{gj}(s)} \cdot v_g(s) \triangleq \varepsilon_j(s) \cdot [i_{csj}(s) - Y_{csj}(s)v_g(s)] \quad (31)$$




Fig. 7. Block diagram of $\varepsilon(s)$.

where

$$\varepsilon_j(s) = \frac{1}{1 + \frac{Y_{csj}(s)}{Y_{gj}(s)}}. \quad (32)$$

Combining the analysis in Section II, we can make further deduction. If the self-stability of each inverter can be guaranteed, the part of $[i_{csj}(s) - Y_{csj}(s)v_g(s)]$ in (31) will have no RHP poles [31]. Then, the stability of i_{gj} after the allocation of the grid impedance will depend on whether $\varepsilon_j(s)$ contains the RHP poles. By substituting (30) into (32), we have

$$\varepsilon_j(s) = \frac{1}{1 + \frac{\sum_{i=1}^n Y_{csi}(s)}{Y_g(s)}} \triangleq \varepsilon(s). \quad (33)$$

It can be found that the expression of $\varepsilon_j(s)$ for each inverter is the same in spite of all the modules having different parameters, that is, after the equivalent allocation of the grid impedance, each inverter in the parallel system has the same stability.

Summarizing the above discussion, we could obtain the stability criterion applicable to the general multi-inverter-paralleled grid-connected system in the weak grid, which is as follows.

- 1) Guaranteeing that each inverter itself should be stable without considering the grid impedance, thereby ensuring the self-stability of each inverter.
- 2) Guaranteeing that $\varepsilon(s)$ should not contain RHP poles, that is, any inverter with equivalently allocated grid impedance could be stable, thereby ensuring the interactive-stability of the system.

IV. ROBUSTNESS OF MULTI-INVERTER-PARALLELED GRID-CONNECTED SYSTEM AGAINST GRID IMPEDANCE

To ensure the interactive-stability of the whole system, $\varepsilon(s)$ should not have RHP poles. In terms of $\varepsilon(s)$, it can be regarded as a negative-feedback closed-loop system, as shown in Fig. 7. Then, we can get that as long as the open-loop function $\sum_{i=1}^n Y_{csi}(s)/Y_g(s)$ satisfies the Nyquist stability criterion, the stability of $\varepsilon(s)$ could be guaranteed.

If the self-stability of each inverter has been guaranteed, the output admittance of each inverter does not contain RHP poles. Then, the number of RHP poles of $\sum_{i=1}^n Y_{csi}(s)/Y_g(s)$ will be zero. Hence, to ensure the stability of $\varepsilon(s)$, it is required that the amplitude-frequency curve of $\sum_{i=1}^n Y_{csi}(s)$ has no intersection with that of $Y_g(s)$, or that the phase margin PM at the intersection frequency f_{cr} is positive when they have intersection [32]. Here, the expression of PM is

$$\text{PM} = 180^\circ - \left(\angle \sum_{i=1}^n Y_{csi}(j2\pi f_{cr}) - \angle Y_g(j2\pi f_{cr}) \right). \quad (34)$$

Obviously, the phase of $Y_g(s)$ is constant value of -90° . So, to ensure the interactive-stability of the system, it is required that the phase of $\sum_{i=1}^n Y_{csi}(s)$ at the frequency f_{cr} is less than 90° .

A. Effect of Digital-Control Delay on Output Admittance and Optimal Capacitor-Current-Feedback Coefficient

Still, we begin the analysis with single inverter here. For any single grid-connected inverter j , to ensure the stability of the inverter, the phase of output admittance $Y_{csj}(s)$ is required to be less than 90° at the frequency f_{cr} . The sufficient condition to meet this requirement is that $Y_{csj}(s)$ shows the positive-resistance characteristic at the frequency f_{cr} , which means $\text{Re}\{Y_{csj}(j2\pi f)\} > 0$.

The expression of the output admittance $Y_{csj}(s)$ is shown in (7). Since the current regulator $G_{ij}(s)$ can be approximated as a proportional link K_{pj} at the frequency over the crossover frequency of the current loop [33], $Y_{csj}(s)$ can thus be obtained as (35), shown at the bottom of this page. By substituting $s = j2\pi f$ into (35), the real part of $Y_{csj}(j2\pi f)$ can be obtained as

$$\text{Re}\{Y_{csj}(j2\pi f)\} = \frac{K_{PWMj} \cos(3\pi T_{sj} f) \cdot \gamma_j}{a_j^2 + b_j^2} \quad (36)$$

where γ_j , a_j , and b_j are shown as

$$\begin{aligned} \gamma_j &= (2\pi f)^2 L_{1j} C_j \cdot (H_{i1-j} - H_{i2-j} K_{pj}) + H_{i2-j} K_{pj} \\ a_j &= K_{PWMj} \cos(3\pi T_{sj} f) \cdot \left[H_{i2-j} K_{pj} - (2\pi f)^2 L_{2j} C_j H_{i1-j} \right] \\ b_j &= -H_{i2-j} K_{PWMj} K_{pj} \sin(3\pi T_{sj} f) \\ &\quad + 2\pi f (L_{1j} + L_{2j}) + (2\pi f)^2 L_{2j} C_j H_{i1-j} K_{PWMj} \\ &\quad \times \sin(3\pi T_{sj} f) - (2\pi f)^3 L_{1j} L_{2j} C_j. \end{aligned} \quad (37)$$

Obviously, the sign of $\text{Re}\{Y_{csj}(j2\pi f)\}$ is mainly affected by two factors: $\cos(3\pi T_{sj} f)$ related to the digital-control delay and γ_j .

Let $\gamma_j = 0$, we can derive the boundary frequencies of γ_j as

$$f_{pj} = \frac{1}{2\pi} \sqrt{\frac{H_{i2-j} K_{pj}}{L_{1j} C_j \cdot (H_{i2-j} K_{pj} - H_{i1-j})}}. \quad (38)$$

Fig. 8 shows the curves of $\cos(3\pi T_{sj} f)$ and γ_j varying with the frequency within the Nyquist frequency range ($f \leq f_{sj}/2$). It can be seen that the sign of $\cos(3\pi T_{sj} f)$ changes at $f_{sj}/6$. Meanwhile the sign of γ_j varies with the value of f_{pj} . As a result, the variation of $\cos(3\pi T_{sj} f)$ together with that of γ_j would bring about the change in the sign of $\text{Re}\{Y_{csj}(j2\pi f)\}$. Specifically:

- 1) when $f_{pj} < f_{sj}/6$, $\text{Re}\{Y_{csj}(j2\pi f)\} \leq 0$ during $[f_{pj}, f_{sj}/6]$;
- 2) when $f_{pj} > f_{sj}/6$, $\text{Re}\{Y_{csj}(j2\pi f)\} \leq 0$ during $[f_{sj}/6, f_{pj}]$;
- 3) when $f_{pj} = f_{sj}/6$, $\text{Re}\{Y_{csj}(j2\pi f)\} = 0$ at frequency $f_{sj}/6$.

From (38), we can find that the variation of f_{pj} could be achieved by adjusting H_{i1-j} . Especially when $f_{pj} = f_{sj}/6$, we




Fig. 8. Curves of $\cos(3\pi T_{sj} f)$ and γ_j vary with frequency.




Fig. 9. Phase-frequency plot of $Y_{csj}(s)$ corresponding to different H_{i1-j} .

can acquire the expression of H_{i1-j} as

$$H_{i1-j} = H_{i2-j} K_{pj} \cdot \left(1 - \frac{9}{\pi^2 f_{sj}^2 L_{1j} C_j}\right) \triangleq H_{i1p-j}. \quad (39)$$

Then, we can get the phase-frequency plots of the output admittance Y_{csj} corresponding to the different H_{i1-j} , as shown in Fig. 9. Consequently, we could obtain the non-positive-resistance region with different values of H_{i1-j} as follows:

- 1) when $H_{i1-j} < H_{i1p-j}$, $\text{Re}\{Y_{csj}(j2\pi f)\} \leq 0$ during $[f_{pj}, f_{sj}/6]$;
- 2) when $H_{i1-j} > H_{i1p-j}$, $\text{Re}\{Y_{csj}(j2\pi f)\} \leq 0$ during $[f_{sj}/6, f_{pj}]$;
- 3) when $H_{i1-j} = H_{i1p-j}$, $\text{Re}\{Y_{csj}(j2\pi f)\} = 0$ at $f_{pj} = f_{sj}/6$.

If the amplitude-frequency curves of Y_{csj} and $Y_g(s)$ intersect in the frequency range of $\text{Re}\{Y_{csj}(j2\pi f)\} \leq 0$, the phase margin PM will be negative (or zero), and the system will be unstable (or critically stable). This indicates that H_{i1p-j} is the optimal capacitor-current-feedback coefficient.

B. Effect of Digital-Control Delay on the Robustness of Multi-Inverter System Against Grid Impedance

For the multi-inverter system, to ensure the system stability, the phase of $\sum_{i=1}^n Y_{csi}$ at f_{cr} is required to be less than 90° . The

$$Y_{csj}(s) = \frac{s^2 L_{1j} C_j + s C_j H_{i1-j} K_{PWMj} e^{-1.5sT_{sj}} + 1}{s^3 L_{1j} L_{2j} C_j + s^2 L_{2j} C_j H_{i1-j} K_{PWMj} e^{-1.5sT_{sj}} + s(L_{1j} + L_{2j}) + H_{i2-j} K_{PWMj} K_{pj} e^{-1.5sT_{sj}}} \quad (35)$$




Fig. 10. Phase-frequency plots of $Y_{cs1}(s)$, $Y_{cs2}(s)$, and $Y_{cs1}(s)+Y_{cs2}(s)$ for several typical cases. (a) $f_{p1} \neq f_{s1}/6$, $f_{p2} \neq f_{s2}/6$, $f_{s1} \neq f_{s2}$, the negative resistance area of $Y_{cs1}(s) + Y_{cs2}(s)$ is completely cancelled. (b) $f_{p1} \neq f_{s1}/6$, $f_{p2} \neq f_{s2}/6$, $f_{s1} \neq f_{s2}$, the negative resistance area of $Y_{cs1}(s) + Y_{cs2}(s)$ still exists. (c) $f_{p1} = f_{s1}/6$, $f_{p2} = f_{s2}/6$, $f_{s1} \neq f_{s2}$, the negative resistance area of $Y_{cs1}(s) + Y_{cs2}(s)$ is completely cancelled. (d) $f_{p1} = f_{p2} = f_{s1}/6$, $f_{s1} = f_{s2}$, the real part of $Y_{cs1}(s) + Y_{cs2}(s)$ is zero at $f_{s1}/6$.

sufficient condition to meet this requirement is that the real part of $\sum_{i=1}^n Y_{csi}$ at the intersection frequency f_{Cr} is positive. Here, the real part of $\sum_{i=1}^n Y_{csi}$ can be expressed as

$$\text{Re} \left\{ \sum_{i=1}^n Y_{csi}(j2\pi f) \right\} = \sum_{i=1}^n \text{Re} \{ Y_{csi}(j2\pi f) \}. \quad (40)$$

Evidently, if the real part of the output admittance Y_{csj} ($j = 1, 2, \dots, n$) of all the inverters is nonpositive, the real part of $Y_{cs1} + Y_{cs2} + \dots + Y_{csn}$ would inevitably be non-positive. With reference to Fig. 9 and analysis of the output admittance of the single inverter, we can find that the negative-resistance region of the output admittance of each inverter may probably be different since no matter f_{pj} or $f_{sj}/6$ is different for each inverter, which results from the difference in the *LCL*-filter, current regulator, and sampling frequency of each inverter. In the meanwhile, the negative-resistance region tends to appear near $f_{sj}/6$. In a parallel system of n inverters, there can be at most n different negative-resistance regions, which may be cancelled out or overlapped to generate a new negative-resistance region.

To facilitate analysis, a two-inverter grid-connected system is taken as an example for discussion. The phase-frequency plots of Y_{cs1} , Y_{cs2} , and $Y_{cs1} + Y_{cs2}$ for several typical cases are depicted in Fig. 10. Under the condition of $f_{p1} \neq f_{s1}/6$, $f_{p2} \neq f_{s2}/6$, and $f_{s1} \neq f_{s2}$, the phase-frequency curves of Y_{cs1} and Y_{cs2} will have different negative-resistance regions and the

sum of them has two cases primarily. One case is that, the two negative-resistance regions are cancelled out, as shown in Fig. 10(a). It means that the robustness is improved. The other case is, the two negative-resistance regions are overlapped to a certain extent to create a new one, as shown in Fig. 10(b). It means that the poor robustness is maintained. It could be found that when facing the parallel system composed of inverters with different sampling frequencies, the random value of H_{i1p-j} may cause completely different operating results to the system. It is expected that the more the number of the paralleled inverters, the more complex and uncontrollable the situation would be.

In order to ensure the controllability of the parallel system, the optimal coefficient H_{i1p-j} is preferred for choice. This way we can at least guarantee the critical stability of each inverter. So we can get the third case, which is $f_{p1} = f_{s1}/6$, $f_{p2} = f_{s2}/6$, and $f_{s1} \neq f_{s2}$. As for this case, the phase-frequency curves of Y_{cs1} and Y_{cs2} are tangent to 90° at $f_{s1}/6$ and $f_{s2}/6$, respectively. Then, the real part of $Y_{cs1} + Y_{cs2}$ will always be positive, as shown in Fig. 10(c). Therefore, the improvement of robustness for the parallel system could be controllably guaranteed by employing H_{i1p-j} . While, the difference of the sampling frequency resided in each module may be not so much. Thus, it is expected that the phase margin of the system might be not big enough. Especially for the situation when the two inverters having the same sampling frequency (i.e., $f_{s1} = f_{s2}$), it should be noted that, the real part of $Y_{cs1} + Y_{cs2}$ is still be zero at $f_{s1}/6$ ($f_{s2}/6$) even if each inverter adopts its




Fig. 11. Control block diagram of the LCL-type grid-connect inverter with phase-lead compensator.

optimal coefficient H_{i1p-j} . This is just the fourth case shown in Fig. 10(d). At this time, if the amplitude-frequency curves of $\sum_{i=1}^n Y_{csi}(s)$ and $Y_g(s)$ intersect at $f_s/6$ ($f_s/2/6$), the system will be critically stable. As seen, the parallel system with the same sampling frequency is more likely to be unstable. So, some measures need to be taken to further improve the phase margin of the parallel system so as to make the system be more robust against various disturbances.

C. Introduction of Phase-Lead Compensation to Improve the Robustness of the System

The poor robustness results from the digital-control delay, which makes the capacitor-current feedback active-damping equivalent to a virtual impedance instead of a virtual resistance. From (1), we can get its virtual admittance form as

$$Y_{R_Dj}(s) = \frac{1}{Z_{R_Dj}(s)} = \frac{H_{i1-j} K_{PWMj} C_j}{L_{1j}} \cdot e^{-1.5sT_s} \triangleq \frac{1}{R_{dj}} e^{-1.5sT_s}. \quad (41)$$

To make the compensation of the delay, we could consider introducing a phase-lead link by control theory into the above virtual admittance, deriving

$$Y_{R_Dcj}(s) = \frac{1}{R_{dj}} \cdot \frac{1+aT_s}{1+T_s} \cdot e^{-1.5sT_s} \triangleq \frac{1}{R_{dj}} \cdot G_c(s) \cdot e^{-1.5sT_s} \quad (42)$$

where

$$G_c(s) = \frac{1+aT_s}{1+T_s}, \quad a \in (1, \infty). \quad (43)$$

Thus, we can acquire the control block diagram of inverter j in Fig. 11. By replacing the capacitor-voltage feedback $v_c(s)$ with the capacitor-current-feedback $i_c(s)$, and relocating the feedback node from the output of $1/sL_{1j}$ to that of $G_{ij}(s)$, we can find that the phase-lead compensator $G_c(s)$ is actually introduced into the capacitive-current feedback path [34]. Note that, the zero of $G_c(s)$ should be properly placed for compensating the phase-lag resulted from the digital-control delay in the vicinity of f_s . To aim this, the zero of $G_c(s)$, i.e., $1/(aT)$, is designed to locate at $2f_s$ in this article. Hence, aT is set to be $0.5T_s$. Furthermore, after using the bilinear transformation [35], the proposed phase-lead




Fig. 12. Plot of $\angle G_c(j\omega)$ with frequency variation.

compensator $G_c(s)$ in s -domain can be rewritten as

$$G_c(s) = \frac{1+b}{1+b \cdot e^{-sT_s}}, \quad b \in (0, 1) \quad (44)$$

where

$$b = \frac{a-1}{a+1}, \quad a \in (1, \infty). \quad (45)$$

Substituting $s = j\omega$ into (44), $\angle G_c(j\omega)$ can be acquired as

$$\angle G_c(j\omega) = \arccos \frac{1+b \cos \omega T_s}{\sqrt{b^2 + 2b \cos \omega T_s + 1}}, \quad b \in (0, 1). \quad (46)$$

Rewriting (46), we have

$$\begin{aligned} \cos \angle G_c(j\omega) &= \frac{1+b \cos \omega T_s}{\sqrt{b^2 + 2b \cos \omega T_s + 1}} \\ &= \frac{(b^2 + 2b \cos \omega T_s + 1) + 1 - b^2}{2 \cdot \sqrt{b^2 + 2b \cos \omega T_s + 1}} \\ &= \frac{|(\cos \omega T_s + j \sin \omega T_s) - (-b)|^2 + |1|^2 - |-b|^2}{2 \cdot |(\cos \omega T_s + j \sin \omega T_s) - (-b)| \cdot |1|} \\ &= \frac{AB^2 + OA^2 - OB^2}{2 \cdot AB \cdot OA}. \end{aligned} \quad (47)$$

Based on (47), we can draw the plot of $\angle G_c(j\omega)$ in the unit circle in the complex plane, as shown in Fig. 12. As seen, for a given value of b , $\angle G_c(j\omega)$ is almost 0 when ωT_s is close to 0 or π , but reaches the maximum when $\omega T_s = \pi/2$. Within the range of b , the maximum of $\angle G_c(j\omega)$ becomes larger with increased value of b . Hence, the phase-lead compensator can provide more compensation for the phase-lag if b is more approaching to 1. According to Fig. 12, we have

$$\angle G_c(j\omega) \in (0, \pi/4). \quad (48)$$




Fig. 13. Phase-frequency plots of $Y_{cs1}(s)$, $Y_{cs2}(s)$, $Y_{cs3}(s)$, and $Y_{cs1}(s) + Y_{cs2}(s) + Y_{cs3}(s)$ with the phase-lead compensator adopted for inverter 1.

As seen, to the maximum, a phase-angle of 45° can be compensated when b approaches to 1, which means a will be infinite. Then, $G_c(s)$ in (43) will reduce to a first-order differential compensator which would amplify the high frequency switching noises. Hence, to tradeoff the compensation performance and the noise immunity, b is set to be 0.8 in this article.

When it comes to inverter clusters with equal sampling frequency, it would be better for each module to employ the phase-lead compensator G_c . While actually, to ensure the stability of the parallel system, the least we could do is to guarantee the adoption of G_c for one of parallel inverters. And simultaneously, the rest of them use their own optimal capacitor-current-feedback coefficient H_{i1p_j} . Here, a three-module system with the same sampling frequency is taken as an example for illustration. G_c is added to inverter 1, and the rest two inverters adopt their H_{i1p_j} . The phase-frequency plots of $Y_{cs1}(s)$, $Y_{cs2}(s)$, $Y_{cs3}(s)$, and $Y_{cs1}(s) + Y_{cs2}(s) + Y_{cs3}(s)$ are shown in Fig. 13. It can be seen that due to the adoption of the phase-lead compensator, the phase of the Y_{cs1} at $f_{s1}/6$ ($f_{s2}/6$, $f_{s3}/6$) is compensated, and the real part of Y_{cs1} is always positive. Meanwhile, since the other two inverters adopts their H_{i1p_j} , the real part of Y_{cs2} and Y_{cs3} is zero only at $f_{s1}/6$ ($f_{s2}/6$, $f_{s3}/6$). Hence, the phase-frequency curve of $Y_{cs1}(s) + Y_{cs2}(s) + Y_{cs3}(s)$ will always be lower than 90° , thereby improving the robustness of the entire parallel system.

V. EXAMPLE ILLUSTRATION AND EXPERIMENT VERIFICATION

For better demonstrating the validity of the aforementioned investigation, the grid-connected system consisting of two inverters is taken as an example to analyze the robustness of the inverter system in the weak grid. Since the resistor in the grid impedance helps to stabilize the system, the situation of pure inductor, serving as the worst case of inductive-resistive grid impedance, could be employed to investigate the robustness of the system against the grid impedance [36]. That is, $Z_g(s)$ could be expressed as sL_g here. The main system parameters are given in Table I, in which some parameters are intentionally set to be different to testify the generality of the previous theoretical analysis. With these parameters, a prototype of two-inverter LCL -type grid-connected system is also built and tested in

TABLE I
SYSTEM PARAMETERS

Parameter	Symbol	Value
Inverter-side inductor	L_{11}, L_{12}	$550 \mu\text{H}, 550 \mu\text{H}$
Filter capacitor	C_1, C_2	$5 \mu\text{F}, 5 \mu\text{F}$
Grid-side inductor	L_{21}, L_{22}	$75 \mu\text{H}, 110 \mu\text{H}$
Grid voltage (RMS)	V_g	110 V
Fundamental frequency	f_o	50 Hz
Dc-link voltage	V_{in1}, V_{in2}	180 V, 180 V
Output power	P_{o1}, P_{o2}	0.5 kW, 1 kW
Carrier wave amplitude	V_{tri1}, V_{tri2}	3 V, 3 V
Sampling coefficient (i_{L21}, i_{L22})	H_{i2_1}, H_{i2_2}	0.15, 0.15
phase-lead compensator	b	0.8




Fig. 14. Prototype photograph of the two-paralleled LCL -type grid-connected inverters.

the lab, and the prototype photo is shown in Fig. 14. In the experimental setup, an external inductor is connected in series with a programmable ac source (Chroma 6460) for emulating the power grid.

First, example illustration is carried out in correspondence with the aforementioned first three cases in Fig. 10. Here, the two inverters are with different sampling frequency as $f_{s1} = 25$ kHz and $f_{s2} = 30$ kHz, respectively. In view of the weak grid, we consider that L_g varying from 0 to 10% per unit (p.u.) of L_{base} (corresponds to 3.85 mH). The bode plots of $Y_{cs1}(s) + Y_{cs2}(s)$ and $Y_g(s)$ when $f_{s1} \neq f_{s2}$ for cases (a), (b), and (c) have been demonstrated in Fig. 15. Here, we suppose following the procedure that module 1 operates alone at first, and then module 2 enters to form the parallel system. Besides, the special parameters involving key information of the inverter system under the three cases are presented in Table II.

As for case (a), the optimal coefficient is not adopted for both H_{i1_1} and H_{i1_2} . As can be seen in Fig. 15(a), there exists a certain unstable frequency band marked in yellow. With the module 2 enters to form the parallel system, PM turns to be greater than 0 all the way, which means that the unstable area has been eliminated. As for case (b), the unstable range of inverter 1 is the same with that in case (a), while the different value of H_{i1_2} affects the stability condition of the parallel system. As a




Fig. 15. Bode plots of $Y_{cs1}(s) + Y_{cs2}(s)$ and $Y_g(s)$ in three different cases when $f_{s1} \neq f_{s2}$.

result, there still exists another unstable frequency band for the parallel system, as refers to the orange shaded part in Fig. 15(b). In terms of case (c), optimal coefficient H_{i1P_j} has been selected for each module. It can be seen from Fig. 15(c) that, PM is always a positive value for the parallel system, which means system always stable regardless of $Y_{cs1}(s) + Y_{cs2}(s)$ intercepting

TABLE II
SPECIAL PARAMETERS IN CASES (A), (B), AND (C)

$f_{s1} = 25 \text{ kHz}, f_{s2} = 30 \text{ kHz}$ $G_{i1}(s) = 0.9+3000/s, G_{i2}(s) = 0.831+2050/s$			
	H_{i1_1}, H_{i1_2}	Unstable range of L_g of inverter 1	Unstable range of L_g of the parallel system
Case (a)	0.025, 0.105	400 μH – 1200 μH	/
Case (b)	0.025, 0.03	400 μH – 1200 μH	120 μH – 700 μH
Case (c)	0.063, 0.079	/	/

with $Y_g(s)$ or not. Nevertheless, PM here is found to be only 2.4° at a minimum, which means that the safety margin is still not enough.

The experimental waveforms of the above three cases are given in Fig. 16. As we can see in Fig. 16(a), the inverter 1 is in the resonant state of independent operation in the beginning. Once the inverter 2 is enabled, the original resonance is effectively suppressed and the parallel system resumes stable operation. While, the experimental waveforms in Fig. 16(b) shows another case that the enable of inverter 2 fails to cancel the original negative resistance region, yet resonates with inverter 1 together instead. Then H_{i1P_1} and H_{i1P_2} are adopted for the two inverters respectively, and the waveforms in Fig. 16(c) just demonstrate that the system can be stable when the two inverters are in parallel operation. It can be seen that, the experimental results exactly match the previous analysis.

Hereafter we focus on the situation when two inverters have the same sampling frequency ($f_{s1} = f_{s2} = 30 \text{ kHz}$). Here, capacitor-current-feedback coefficient is set as $H_{i1_1} = 0.061$ and $H_{i1_2} = H_{i1P_2} = 0.079$, which means that inverter 1 does not select the optimal value while inverter 2 does. And the phase-lead compensator is introduced to inverter 1 in this application.

Fig. 17 depicts the bode plots of $Y_{cs1}(s) + Y_{cs2}(s)$ and $Y_g(s)$ before and after $G_c(s)$ being introduced into the inverter 1 under grid impedance variation. As seen, with the increase of the grid impedance, the amplitude-frequency curves of $Y_{cs1}(s) + Y_{cs2}(s)$ and $Y_g(s)$ without $G_c(s)$ do not intersect until the frequency point f_{cr2} when $L_g = 105 \mu\text{H}$. From this point on till f_{cr1} when $L_g = 267 \mu\text{H}$, the parallel system will be within the unstable frequency range marked in yellow. Then L_g proceeds to ascend, the parallel system will return to a stable state. However, after $G_c(s)$ is added, the unstable region has been eliminated. Moreover, when the grid impedance L_g changes, PM of the amplitude-frequency curve of $(Y_{cs1}(s) + Y_{cs2}(s))/Y_g(s)$ at the intersection frequency is at least greater than 10.4°, which means that the robustness of the parallel system against the grid impedance has been effectively improved [14].

Fig. 18 show the full-power experimental waveforms of the grid-connected system against different grid-impedance under the condition of inverter 1 operating solely, inverter 2 plugging into the system and G_c being activated for inverter 1. Here, specific values of L_g are carefully selected as 75, 120, 160, and 660 μH , with which the parallel system without G_c are exactly located in the stable or unstable regions in Fig. 17. As shown in




Fig. 16. Full power experimental waveforms of three typical cases when $f_{s1} \neq f_{s2}$ ($f_{s1} = 25$ kHz, $f_{s2} = 30$ kHz). (a) $L_g = 1000$ μ H. (b) $L_g = 660$ μ H. (c) $L_g = 560$ μ H.

Fig. 18(a) and (d), when $L_g = 75$ μ H (and 660 μ H), the system is stable whenever inverter 1 works alone or two inverters operate together. Meanwhile, the system is always stable regardless of the activation of G_c for inverter 1. However, things change for the case of $L_g = 120$ μ H (or 160 μ H). Initially, inverter 1 can work stably alone. However, when inverter 2 plugging into the system, v_{PCC} and i_g oscillate significantly, which means that the system is no longer stable, as shown in Fig. 18(b) [or (c)]. This is because that with inverter 2 entering, the equivalent allocated grid impedance perceived by the inverter 1 has changed, resulting in the alteration in the system stability. Specifically, we can find from Fig. 17 that the PM at the corresponding intersection frequency is negative. Then, after adding G_c to inverter 1, the oscillations of v_{PCC} and i_g disappear, and the system returns to




Fig. 17. Bode plots of $Y_{cs1}(s) + Y_{cs2}(s)$ and $Y_g(s)$ with and without the phase-lead compensator adopted for inverter 1 when $f_{s1} = f_{s2}$.

the stable state. Its rationale can turn to Fig. 17, which show that the system steps back into the stable region.

What is more, Fig. 19 also specifically gives the waveforms of i_{L21} and i_{L22} before and after G_c being activated for inverter 1. The experimental condition is the same as that in Fig. 18. It can be seen that with G_c introduced, the current oscillation of i_{L21} and i_{L22} in Fig. 19(b) and (c) can be suppressed promptly, which means that the robustness of the multi-inverter-parallel system has been improved effectively.

Fig. 20 presents the dynamic experimental waveforms of the grid-connected inverter system after introducing G_c to inverter 1. It can be found that when the grid-side inductor current reference is stepped between half and full of the nominated value, i_{L21} , i_{L22} , i_g , and v_{PCC} have good dynamic performance. This indicates that the employment of the phase-lead compensator makes the system to have a robust adaptation to the grid-impedance variation.

To further study the validity of the proposed solution, we consider the situation of Z_g being inductive-resistive. Here, we let $Z_g = (0.3 + j0.08) \Omega$ (i.e., $R = 0.3 \Omega$ and $L_g = 255 \mu$ H with R/X as 3.75). The LCL parameters are just the same as those of module 1 in Table I. Fig. 21 gives the bode plots of grid admittance as well as inverter admittances with and without the phase-lead compensator. It can be seen that the system is always stable regardless the use of phase-lead compensator, due to the presence of R in grid impedance. Yet, the stability margin is less enough ($PM = 180^\circ - (\angle Y_{cs}(j2\pi f_{cr1}) - \angle Y_g(j2\pi f_{cr1})) = 6.6^\circ$) if the phase-lead compensator is not adopted. However, by incorporating the proposed phase-lead compensator G_c , the stable margin can be increased to 34.1° .

Fig. 22 shows the dynamic responses of inverters with and without phase-lead compensator when the grid-current reference steps down from full load to half load. It can be seen that the measured percentage of overshoot is reduced from 95% to 43% while the settling time is reduced from 1.58 to 0.92 ms by adopting the proposed phase-leading compensator. It is known from [36] that the system with smaller stability margin will suffer




Fig. 18. Full-power experimental waveforms against different grid-impedance before and after inverter 2 plugging into the system, with and without G_c activated for inverter 1 when $f_{s1} = f_{s2} = 30$ kHz. (a) $L_g = 75 \mu\text{H}$. (b) $L_g = 120 \mu\text{H}$. (c) $L_g = 160 \mu\text{H}$. (d) $L_g = 660 \mu\text{H}$.




Fig. 19. Full-power experimental waveforms of the grid-connected inverter system with or without the phase-lead compensator when $f_{s1} = f_{s2} = 30$ kHz. (a) $L_g = 75 \mu\text{H}$. (b) $L_g = 120 \mu\text{H}$. (c) $L_g = 160 \mu\text{H}$. (d) $L_g = 660 \mu\text{H}$.




Fig. 20. Dynamic waveforms of the grid-connected inverter system with the phase-lead compensator when $f_{s1} = f_{s2} = 30$ kHz. (a) $L_g = 75 \mu\text{H}$. (b) $L_g = 120 \mu\text{H}$. (c) $L_g = 160 \mu\text{H}$. (d) $L_g = 660 \mu\text{H}$.




Fig. 21. Bode plots of $Y_{cs}(s)$ and $Y_g(s)$ with and without the phase-lead compensator when $Z_g = (0.3 + j0.08) \Omega$.

larger overshoot and longer settling time during the transient. Therefore, the experimental results given in Fig. 22 demonstrates that the proposed solution could effectively increase the stable margin.

VI. DISCUSSION ON THE IMPACT OF GRID VOLTAGE FEEDFORWARD

The grid voltage feedforward is usually employed to make the grid-connected inverter possess harmonic-rejection ability [37]. Here, we take the proportional grid voltage feedforward for example to study its impact. Fig. 23(a) gives the control block diagram of module j with the grid voltage feedforward




Fig. 22. Dynamic waveforms of the grid-connected inverter system with and without the phase-lead compensator when $Z_g = (0.3 + j0.08) \Omega$. (a) Without the compensator. (b) With the compensator.

and Fig. 23(b) is its equivalent version with which we can derive

$$i_{L2j}(s) = i_{csj}(s) - Y'_{csj}(s) \cdot v_{PCC}(s) \quad (49)$$

where

$$Y'_{csj}(s) = Y_{csj}(s) \cdot \left[1 - \frac{1}{K_{PWMj} G_{ij}(s)} \cdot \frac{G_{Mj}(s) Y_{invj}(s)}{Y_{PCCj}(s)} \right] \\ \triangleq Y_{csj}(s) \cdot \Lambda. \quad (50)$$




Fig. 23. Control block diagram of inverter j with grid voltage feedforward. (a) Control block diagram for the LCL -type grid-connected inverter. (b) Equivalent control block diagram.




Fig. 24. Norton circuit of multi-inverter grid-connected system in the weak grid with grid voltage feedforward.

Then, we can obtain the Norton equivalent circuit of the multi-inverter system in Fig. 24. Comparing Fig. 24 with Fig. 3, we can find that only the equivalent output admittance of the inverter is changed from $Y_{cs_j}(s)$ to $Y'_{cs_j}(s)$. Likewise, only by replacing $Y_{cs_j}(s)$ with $Y'_{cs_j}(s)$, we can carry on the subsequent formula derivations in the same way as that in Sections II and III. Thus, we can get that the adoption of the grid-impedance allocation would not affect the essential conclusion of the grid-impedance allocation mechanism and the relevant stability criterion. Besides, Λ in (50) will bring about a phase shift during relatively low frequency range to the equivalent output admittance of the inverter, which may degrade the stability in weak grid. Actually, it is a common issue when applying the grid voltage feedforward scheme [37], [38]. Our proposed method focuses on solving the instability issue in the vicinity of $f_s/6$ induced by digital-control delay on the basis of the grid-impedance allocation mechanism. The way to address the instability issue caused by the grid voltage feedforward can refer to [38] and it is also our future work.

VII. CONCLUSION

This article investigates the stability of multi-inverter grid-connected system in the weak grid. By establishing the MIMO matrix of the multi-inverter system, the self-stability and interactive-stability of the system are discussed. Meanwhile, the interactive current relationship of multimodule system is revealed. Then, on the basis of the grid-impedance allocation mechanism, a stability criterion for a multi-inverter system is obtained. Furthermore, the influence of digital-control delay on the robustness of multi-inverter system in weak grid is explored from the perspective of output admittance. Last, the method of phase-lead compensation combining with the employment of optimal capacitor-current feedback coefficient is applied to improve the robustness of the parallel system against the grid

impedance. It is worth noting that the proposed scheme has a good adaptability for general parallel-inverter grid-connected system.

REFERENCES

- [1] F. Blaabjerg, R. Teodorescu, M. Liserre, and V. A. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398–1409, Oct. 2006.
- [2] B. I. Crăciun, T. Kerekes, D. Séra, and R. Teodorescu, "Overview of recent grid codes for PV power integration," in *Proc. IEEE Int. Conf. Optim. Electr. Electron. Equip.* 2012, pp. 959–965.
- [3] A. M. Hava, T. A. Lipo, and W. L. Erdman, "Utility interface issues for line connected PWM voltage source converters: A comparative study," in *Proc. IEEE Appl. Power Electron. Conf. Expo.* 1995, pp. 125–132.
- [4] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL -filter-based three-phase active rectifier," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1281–1291, Sep. 2005.
- [5] J. Dannehl, M. Liserre, and F. W. Fuchs, "Filter-based active damping of voltage source converters with LCL filter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 8, pp. 3623–3633, Aug. 2011.
- [6] S. Zhang, S. Jiang, X. Lu, B. Ge, and F. Z. Peng, "Resonance issues and damping techniques for grid-connected inverters with long transmission cable," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 110–120, Jan. 2014.
- [7] Y. Tang, P. C. Loh, P. Wang, F. H. Choo, F. Gao, and F. Blaabjerg, "Generalized design of high performance shunt active power filter with output LCL filter," *IEEE Trans. Ind. Electron.*, vol. 59, no. 3, pp. 1443–1452, Mar. 2012.
- [8] J. He and Y. W. Li, "Generalized closed-loop control schemes with embedded virtual impedances for voltage source converters with LC or LCL filters," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1850–1861, Apr. 2012.
- [9] Y. Jia, J. Zhao, and X. Fu, "Direct grid current control of LCL -filtered grid-connected inverter mitigating grid voltage disturbance," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1532–1541, Mar. 2014.
- [10] Z. Zou, Z. Wang, and M. Cheng, "Modeling, analysis, and design of multifunction grid-interfaced inverters with output LCL filter," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3830–3839, Jul. 2014.
- [11] J. Dannehl, F. W. Fuchs, S. Hansen, and P. B. Thøgersen, "Investigation of active damping approaches for PI-based current control of grid-connected pulse width modulation converters with LCL filters," *IEEE Trans. Ind. Appl.*, vol. 46, no. 4, pp. 1509–1517, Jul. 2010.
- [12] M. Hanif, V. Khadkikar, W. Xiao, and J. L. Kirtley, "Two degrees of freedom active damping technique for LCL filter-based grid connected PV systems," *IEEE Trans. Ind. Electron.*, vol. 61, no. 6, pp. 2795–2803, Jun. 2014.
- [13] D. Pan, X. Ruan, C. Bao, W. Li, and X. Wang, "Optimized controller design for LCL -type grid-connected inverter to achieve high robustness against grid-impedance variation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1537–1547, Mar. 2015.
- [14] D. Pan, X. Ruan, X. Wang, F. Blaabjerg, X. Wang, and Q. Zhou, "A highly robust single-loop current control scheme for grid-connected inverter with an improved $LCCL$ filter configuration," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8474–8487, Oct. 2018.
- [15] P. Mattavelli, F. Polo, F. Dal Lago, and S. Saggini, "Analysis of control-delay reduction for the improvement of UPS voltage-loop bandwidth," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2903–2911, Aug. 2008.

- [16] X. Zhang, J. W. Spencer, and J. M. Guerrero, "Small-signal modeling of digitally controlled grid-connected inverters with LCL filters," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3752–3765, Sep. 2013.
- [17] L. Corradini, W. Stefanutti, and P. Mattavelli, "Analysis of multi-sampled current control for active filters," in *Proc. IEEE Ind. Appl. Annu. Meeting*, pp. 1608–1615, 2007.
- [18] S. Bibian and H. Jin, "Time delay compensation of digital control for DC switchmode power supplies using prediction techniques," *IEEE Trans. Power Electron.*, vol. 15, no. 5, pp. 835–842, Sep. 2000.
- [19] T. Nussbaumer, M. L. Heldwein, G. Gong, S. D. Round, and J. W. Kolar, "Comparison of prediction techniques to compensate time delays caused by digital control of a three-phase buck-type PWM rectifier system," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 791–799, Feb. 2008.
- [20] K. H. Ahmed, A. M. Massoud, S. J. Finney, and B. W. Williams, "Sensorless current control of three-phase inverter-based distributed generation," *IEEE Trans. Power Del.*, vol. 24, no. 2, pp. 919–929, Apr. 2009.
- [21] J. H. R. Enslin and P. J. M. Heskes, "Harmonic interaction between a large number of distributed power inverters and the distribution network," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1586–1593, Nov. 2004.
- [22] J. L. Agorreta, M. Borrega, J. López, and L. Marroyo, "Modeling and control of N -paralleled grid-connected inverters with LCL filter coupled due to grid impedance in PV plants," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 770–785, Mar. 2011.
- [23] J. He, Y. W. Li, D. Bosnjak, and B. Harris, "Investigation and active damping of multiple resonances in a parallel-inverter-based microgrid," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 234–246, Jan. 2013.
- [24] M. Lu, X. Wang, P. C. Loh, and F. Blaabjerg, "Interaction and aggregated modeling of multiple paralleled inverters with LCL filter," in *Proc. IEEE Energy Conv. Cong. Expo.*, 2015, pp. 1954–1959.
- [25] Y. Wang, X. Wang, F. Blaabjerg, and Z. Chen, "Harmonic instability assessment using state-space modeling and participation analysis in inverter-fed power systems," *IEEE Trans. Ind. Electron.*, vol. 64, no. 1, pp. 806–816, Jan. 2017.
- [26] Y. Wang, X. Wang, Z. Chen, and F. Blaabjerg, "Small-signal stability analysis of inverter-fed power systems using component connection method," *IEEE Trans. Smart Grid*, vol. 9, no. 5, pp. 5301–5310, Sep. 2018.
- [27] F. Cecati, M. Andresen, R. Zhu, Z. Zou, and M. Liserre, "Robustness analysis of voltage control strategies of smart transformer," in *Proc. 44th Annu. IEEE Ind. Electron. Conf. Exp.*, 2018, pp. 5566–5573.
- [28] Y. Jin, T. Fang, S. Shen, and S. Zhu, "Stability analysis of multi-paralleled grid-connected inverters with LCL-filter in the weak grid," in *Proc. 45th Annu. IEEE Ind. Electron. Conf. Exp.*, 2019, pp. 3937–3942.
- [29] D. Pan, X. Ruan, C. Bao, W. Li, and X. Wang, "Capacitor-current-feedback active damping with reduced computation delay for improving robustness of LCL-type grid-connected inverter," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3414–3427, Jul. 2014.
- [30] C. Bao, X. Ruan, X. Wang, W. Li, D. Pan, and K. Weng, "Step-by-step controller design for LCL-type grid-connected inverter with capacitor-current-feedback active-damping," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1239–1253, Mar. 2014.
- [31] X. Wang, C. Bao, X. Ruan, W. Li, and D. Pan, "Design considerations of digitally controlled LCL-filtered inverter with capacitor-current-feedback active damping," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 4, pp. 972–984, Dec. 2014.
- [32] J. Sun, "Impedance-based stability criterion for grid-connected inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3075–3078, Nov. 2011.
- [33] X. Wang, F. Blaabjerg, and P. C. Loh, "Virtual RC damping of LCL-filtered voltage source converters with extended selective harmonic compensation," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4726–4737, Sep. 2015.
- [34] T. Fang, S. Shen, L. Zhang, Y. Jin, and C. Huang, "Capacitor-current-feedback with phase-lead compensator to eliminate resonant frequency forbidden region for LCL-type grid-connected inverter in weak grid," *IEEE J. Emerg. Sel. Topics Power Electron.*, to be published, doi: [10.1109/JESTPE.2021.3059024](https://doi.org/10.1109/JESTPE.2021.3059024).
- [35] G. C. Goodwin, S. F. Graebe, and M. E. Salgado, *Control System Design*. Upper Saddle River, NJ, USA: Prentice-Hall, 2000.
- [36] X. Ruan, X. Wang, D. Pan, D. Yang, W. Li, and C. Bao, *Control Techniques for LCL-Type Grid-Connected Inverters*, Singapore: Springer, 2017.
- [37] D. Yang, X. Ruan, and H. Wu, "Impedance shaping of the grid-connected inverter with LCL filter to improve its adaptability to the weak grid condition," *IEEE Trans. Power Electron.*, vol. 29, no. 11, pp. 5795–5805, Nov. 2014.
- [38] Z. Lin, X. Ruan, L. Wu, H. Zhang, and W. Li, "Multi resonant component-based grid-voltage-weighted feedforward scheme for grid-connected inverter to suppress the injected grid current harmonics under weak grid," *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9784–9793, Sep. 2020.



Tianzhi Fang (Member, IEEE) was born in Jiangsu Province, China, in 1977. He received the B.S. degree in electrical engineering and automation from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2000, the M.S. degree in control theory and engineering from Jiangsu University, Zhenjiang, China, in 2003, and the Ph.D. degree in electronic engineering from NUAA, in 2009.

In 2009, he joined the Faculty of the College of Automation Engineering, NUAA, where he is currently an Associate Professor. From 2019 to 2020, he was a Visiting Professor with the Department of Electrical Engineering, Technical University of Denmark (DTU), Copenhagen, Denmark. His main research interests include grid-connected inverter, high-frequency inverter based on WBG devices, and power electronics system integration.



Shuheng Shen was born in Jiangsu Province, China, in 1997. She received the B.S. degree in electrical engineering and automation in 2019 from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, where she is currently working toward the M.S. degree in electrical engineering.

Her main research interests include grid-connected inverter and high-frequency inverter based on WBG devices.



Yinglin Jin was born in Jilin Province, China, in 1993. She received the B.S. degree in electrical engineering and automation and the M.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2017 and 2020, respectively.

She is currently a Field Applications Engineer with Texas Instruments Semiconductor Technologies (Shanghai) Co. Ltd., Shanghai, China. Her main research interests include stability analysis for grid-connected inverter and analog semiconductor.



Xinbo Ruan (Fellow, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1991 and 1996, respectively.

In 1996, he joined the College of Automation Engineering, NUAA, where he became a Professor in 2002. From 2008 to 2011, he was also with the College of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China. He is the author or co-author of ten books and more than 300 technical papers published

in journals and conferences. His main research interests include soft-switching power electronics converters, power electronics system integration, and renewable energy generation system.

From 2005 to 2013, and again since 2017, he serves as Vice President of the China Power Supply Society. Currently, he is an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II, and the IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY.