




# Design Techniques of Sub-ns Level Shifters With Ultrahigh $dV/dt$ Immunity for Various Wide-Bandgap Applications

Jianwen Cao , Ze-kun Zhou , Member, IEEE, Zhuo Wang , He Tang , Member, IEEE, and Bo Zhang , Senior Member, IEEE

**Abstract**—In high-frequency gate drivers, especially for wide-bandgap applications, hundreds of voltages per nanosecond noise would be generated. Therefore, the sub-ns delay level shifter with high  $dV/dt$  immunity is necessary for signal conversion among different voltage domain areas. This article presents design techniques for the sub-ns delay level shifter with ultrahigh  $dV/dt$  immunity. The propagation delay of the proposed floating level shifter is dramatically reduced by utilizing the edge detection technique. In order to further improve the performance, auxiliary pull-up circuit, promoting delay matching, and self-calibration techniques are adopted, which make the proposed level shifters more suitable for high-frequency wide-bandgap applications. The level shifter is fabricated in a  $0.5\ \mu\text{m}$  bipolar CMOS DMOS (BCD) process, whose results demonstrate the final level shifter achieves zero static power consumption, a  $0.024\ \text{mm}^2$  active area, and  $dV/dt$  immunity up to  $250\ \text{V/ns}$ . The measurement results show that the sub-ns delay level shifter can be realized, and the minimum delay is only  $664\ \text{ps}$  at VSSH  $25\ \text{V}$ . Its figure of merit is just  $0.044\ \text{ns}/(\mu\text{m} \times \text{V})$ , which is optimal among previous level shifters. The level shifters are also simulated at the  $0.18\ \mu\text{m}$  BCD process, and the propagation delay can be decreased by more than  $60\%$ .

**Index Terms**—Auxiliary pull-up circuit, delay matching,  $dv/dt$  immunity, edge detection technique, high voltage gate driver, level shifter, propagation delay, self-calibration function, wide bandgap applications.

## I. INTRODUCTION

WITH the development of automotive electronics and 5G techniques, there is a considerable demand for high-voltage (HV) power converters with great advantage in high-frequency, high-efficiency, and miniaturization [1]–[3]. It is difficult for silicon (Si)-based power devices to meet these requirements. Hence, wide-bandgap semiconductors represented

Manuscript received August 31, 2020; revised November 5, 2020 and January 4, 2021; accepted February 10, 2021. Date of publication February 24, 2021; date of current version June 1, 2021. This work was supported in part by the National Natural Science Foundation of China under Grants 61674025 and 62074028 and in part by Open Projects of Sichuan Key Laboratory of Meteorological Information and Signal Processing under Grant QXXCSYS201603. Recommended for publication by Associate Editor M. Chen. (Corresponding author: Ze-kun Zhou.)

The authors are with the State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China (e-mail: 18227633085@163.com; zkzhou@uestc.edu.cn; zwang@uestc.edu.cn; tanghe@uestc.edu.cn; zhangbo@uestc.edu.cn).

Color versions of one or more of the figures in this article are available online at <https://doi.org/10.1109/TPEL.2021.3061715>.

Digital Object Identifier 10.1109/TPEL.2021.3061715

by gallium nitride (GaN) and silicon carbide (SiC) have been studied gradually, and some achievements have been made in high-frequency and high-power applications [4], [5]. Compared with Si-based power devices, GaN and SiC-based power devices have a lower parasitic effect and higher breakdown field, which indicates that the wide-bandgap semiconductors are more suitable for high-frequency and high-power applications [1]–[9].

In HV power converters, power MOSFET is essential, and it needs a fast HV gate driver. To improve the performance of HV power converters for wide-bandgap power devices, the high-speed full integrated HV gate drivers may be the appropriate solution, which is beneficial to miniaturization [10]–[13]. Fundamental full integrated HV gate drivers include asynchronous gate drivers and synchronous gate drivers. Synchronous gate drivers have a significant advantage in improving efficiency [10]. Nevertheless, in the existing wide-bandgap power device products, SiC-based power devices are mainly used above  $1\ \text{kV}$ , and the supply voltage usually does not exceed  $600\ \text{V}$  for GaN-based power devices. Currently, the maximum voltage allowed for commercial integrated processes is less than  $1\ \text{kV}$ . So, GaN and SiC MOSFETs are often applied to different architectures, as shown in Fig. 1.

As shown in Fig. 1(a), for SiC MOSFET, the high-speed gate driver should use a higher positive voltage, about  $15\ \text{V}$ , while a negative voltage is needed to suppress noise, about  $-5\ \text{V}$  [14]. To obtain the best driving performance, the thin-oxide lateral DMOS (LDMOS) need be used in the power stage of HV and negative voltage regions, where its  $V_{ds}$  can allow high-voltage, but its  $V_{gs}$  should not be more than  $5\ \text{V}$ . In Fig. 1(a), MP and MN use the thin-oxide LDMOS and  $5\ \text{V}$  MOSFETs are adopted for the “Buf.” Therefore, the HV floating level shifter is required to transfer LV signals to the HV and negative voltage regions [11]–[14]. Furthermore, the HV floating level shifter is one of the core technologies of the high-speed gate driver for SiC MOSFET. SiC MOSFET with small parasitic capacitors has a very fast switching speed and therefore produces a huge  $dV/dt$  noise. In order to optimize the switching characteristics of SiC MOSFET, a multilevel drive design method is used, in which the information of SiC MOSFET is sampled and fed back to the gate driver to achieve high speed and low noise switching [4]. This requires relevant circuits to respond quickly and control the switching state of SiC MOSFET. Therefore, the level shifter, which is the core block of SiC MOSFET’s gate driver, needs a




Fig. 1. Basic HV gate drivers for wide-bandgap MOSFET. (a) Asynchronous gate driver for SiC MOSFET. (b) Synchronous gate driver for GaN MOSFET.

very small delay, preferably below ns. For GaN, its switching speed and operating frequency are getting higher and higher as described in [2] and [13]. Then, a sub-ns level shifter is also needed. At the same time, the reference voltage of the HV region for GaN gate drivers is  $V_{SW}$ , which could switch between GND and  $VIN$ . Therefore, the HV reference voltage of the level shifter in Fig. 1(b) varies from GND to  $VIN$ , while its HV power supply maintains a constant value with  $V_{SW}$ , about  $VDDL$ . According to [13], for GaN MOSFET, the  $dV/dt$  of node SW could reach more than 200 V/ns. Hence, in the synchronous gate driver for GaN MOSFETs, the HV floating level shifter not only requires a sub-ns delay but also has a higher  $dV/dt$  immunity [13]. In a word, for wide-bandgap applications, the HV floating level shifter has two most essential requirements, one is a sub-ns delay, and the other is ultrahigh  $dV/dt$  immunity.

In previous research works, many HV floating level shifters have been introduced. The generic structure of HV floating level shifter is presented in [8], where DMOS cascode transistors are used to protect the LV MOSFET in HV and LV regions. Although this structure can transform the signal from an LV region to an HV region, its response speed is very slow. Other similar architectures have improved the response speed to about a few nanoseconds [9], [15], [16]. In these level shifters, there is a fast path and a slow path, and its delay can be influenced by the parasitic capacitance of the HV MOSFETs in the slow path. So, the delay of level shifters [9], [15], [16] is usually above nanoseconds. In [17], the level shifter uses resistors to clamp HV signals, which requires a compromise between delay and power consumption. Moreover, the delay of the level shifter is also above nanosecond [17]. Then, based on [8], [9], [15], and [16], the topology presented in [18] accelerates transient response of

the slow path by utilizing a pull-up circuit and logic circuit. The delay can be shrunk to 2.2 ns. The circuits presented in [19] also adopts the same architecture and realizes a 3 ns delay. For the above level shifters, it is very difficult to achieve a sub-ns delay. Besides, the  $dV/dt$  immunity is also not mentioned. High  $dV/dt$  immunity of reported level shifters are 20 V/ns in [20], 50 V/ns in [2], 75 V/ns in [21], where  $dV/dt$  immunity is not enough for wide-bandgap applications. Then, the level shifter in [22] has 120 V/ns slew immunity. Certainly, the  $dV/dt$  immunity has been improved greatly, but their response speed is slow. In order to realize a sub-ns delay level shifter, the short pulse generator and high bandwidth current mirror are introduced to achieve zero static power consumption and fast response speed [12]. Its delay can be reduced to 370 ps at a 0.18  $\mu m$  process. Nevertheless, its  $dV/dt$  immunity is only 30 V/ns. To improve  $dV/dt$  immunity, Liu *et al.* in [13] use complicated circuits based on [12], which achieves a sub-ns delay and ultrahigh  $dV/dt$  immunity. However, additional power supply circuits, HV power supply, and complex circuits are also needed in [13], which could increase the chip area and complexity of the design.

There are various problems with the previous level shifters in order to achieve the sub-ns delay and high  $dV/dt$  immunity. This article proposes the new design techniques to realize sub-ns delay level shifters with ultrahigh  $dV/dt$  immunity. The edge detection technique is used for decreasing the propagation delay. Besides, for wide-bandgap applications, such as high frequency, narrow pulsewidth, and feedback signal of power MOSFETs, the level shifter needs to handle the above problems well. Therefore, several design techniques, for example, delay match, shorten switching time and dynamic consumption power, and self-calibration function, are applied to the level shifter to improve its performance. These proposed level shifters are better fit for different wide-bandgap applications, such as high-speed driving circuits with operating frequencies of tens of MHz, and closed-loop multilevel gate driver, etc. The proposed level shifter realizes an ultrahigh  $dV/dt$  immunity without the complex auxiliary circuit. Measurement results show that the level shifter achieves the lowest figure of merit (FOM) among reported HV level shifters, only 0.044 ns/ $(\mu m \times V)$  and a 664 ps average propagation delay for  $VSSH$  of 25 V under the 0.5  $\mu m$  bipolar CMOS DMOS (BCD) process.

The rest of the article is organized as follows: Section II describes the proposed HV floating level shifter. Section III shows the improvements in the proposed level shifter in order to meet various wide-bandgap applications. Then, the  $dV/dt$  immunity of the proposed level shifters has been analyzed in Section IV. Section V discusses measurement results and comparison to previous works. Finally, the conclusion is demonstrated in Section VI.

## II. PROPOSED LEVEL SHIFTER

In the cross-coupling level shifter [18], during every transition of its input signal, one path of the level shifter is pulled down quickly, and the other path is pulled up at the lowest speed, which is called the fast path and the slow path, respectively. However, the delay in the conventional HV floating level shifter




Fig. 2. Schematic of the proposed level shifter.

is determined by the slow path. In [18], the transient response of a slow path could be accelerated by auxiliary pulling-up circuits to reduce the propagation delay. For the proposed level shifter, the propagation delay is just related to the fast path, which can reduce the delay of the level shifter significantly. Therefore, compared with [18], the proposed level shifter can realize a smaller delay.

The proposed HV floating level shifter is shown in Fig. 2, which is composed of three parts: power supply rail conversion, edge detection, and RS latch. Power supply rail conversion is used to transform signals from the LV region to the HV region, and then the edge detection senses the signal of a fast path rapidly. The RS latch locks the output signal until the next input signal transition. In Fig. 2, VSSH is connected to the gate of M3 and M4, which can isolate signals between the HV region and the LV region. M1–M4 use 30 V LDMOS, and the others are isolated 5 V MOSFET. VDDL–VSSL and VDDH–VSSH are power supply rails of LV and HV regions, respectively, where HV and LV regions have the same power supply rail voltage. In this article, the power supply rail voltage is set at 5 V, and VDDH can be up to 30 V.

#### A. Dynamic Operation of the Proposed Level Shifter

The mechanism of the proposed level shifter is described as shown in Fig. 3, in which the low-to-high switching and the high-to-low switching operation can be demonstrated.

In Fig. 3(a), the low-to-high switching operation of the proposed level shifter is shown. Before IN goes high,  $V_A$  and  $V_C$  are VDDH,  $V_B$  is VSSH, and  $V_D$  is VSSL. During signal transmission, the following sequence takes place.

- 1) When IN goes high, the power supply rail conversion is active. M1 switches ON,  $V_C$  begins to drop rapidly, and  $V_A$  follows  $V_C$ . The delay in this process is called  $t_{r1}$ . Because M1 and M3 have enough pull-down capacity, the response speed of nodes A and C is fast. So,  $t_{r1}$  is minimized.
- 2) The edge detection circuit samples the falling edge of node A. When  $V_A$  becomes low, the output of INV1 becomes high, and the low short pulse,  $V_S$  is generated by NAND1 and delay chain. The  $t_{r2}$  is a delay of the edge detection circuit. The delay of INV1 and NAND1 determines it.





Fig. 3. Switching operation of the proposed level-shifter. (a) Low-to-high switching operation. (b) High-to-low switching operation.

- 3) Due to the low short pulse  $V_S$ , NAND3 responds. The low-to-high transition of OUT completes, and OUT remains VDDH until the low short pulse occurring at node R. The delay between  $V_S$  and OUT is described by  $t_{r3}$ . The delay of NAND3 is also  $t_{r3}$ .

During the low-to-high switching operation, M1 and M3 are ON, and M2 and M4 are OFF. So, nodes B and D could rise by M6, which is the slow path.  $V_A$  becomes low quickly, M6 is turned ON, nodes B and D could be pulled up slowly. When  $V_D$  is smaller than  $V_B$ , M6 is ON, and M4 also generates a small current. At this stage,  $V_D$  is charged by the small current of M6, and  $V_B$  could maintain a low voltage. After  $V_D$  is close to  $V_B$ , the positive feedback loop composed of M5–M8 begins to take effect. In the end,  $V_B$  and  $V_D$  go up to VDDH, and  $V_A$  and  $V_C$  continue to go down to VSSH and VSSL, respectively. In this case, there is no falling edge at node B, so the R of latch remains high and the output of latch keeps high.

As shown in Fig. 3(a), the rising delay of the level shifter,  $t_{d-r}$ , is made up of  $t_{r1}$ ,  $t_{r2}$ , and  $t_{r3}$ , in which  $t_{r1}$  is very tiny,  $t_{r2}$ , and  $t_{r3}$  are only the delay of three logic gates. Therefore, the level shifter can achieve an ultrafast response speed, and the process node determines  $t_{d-r}$ . According to the above analysis, the level shifter's rising delay is only dependent on the response speed of the fast path (nodes A and C) by utilizing the edge detection technique.

For a high-to-low switching operation, a similar operation happens, as shown in Fig. 3(b). The falling delay of the level shifter,  $t_{d-f}$ , is made up of  $t_{f1}$ ,  $t_{f2}$ ,  $t_{f3}$ ,  $t_{f4}$ , and  $t_{f5}$ . Due to the symmetry of the proposed level shifter,  $t_{r1}$  is equal to  $t_{f2}$ ,  $t_{r2}$  is equal to  $t_{f3}$ , and  $t_{r3}$  is equal to  $t_{f4}$ . Compared with  $t_{d-r}$ ,  $t_{d-f}$  is

added with  $t_{f1}$  and  $t_{f5}$ , which are the delay of INV0 and NAND4, respectively. So, in the proposed level shifter,  $t_{d\_f}$  is larger than  $t_{d\_r}$ , which makes delay matching decrease.

### B. Device Sizes and Simulation Results of the Proposed Level Shifter

In order to achieve the level shifter with high speed, the main design algorithm is as follows.

- 1) All devices use minimum length allowed to reduce parasitic capacitance.
- 2) M1 and M2 should adopt a larger size to pull down nodes C and D quickly.
- 3) The low-to-high switching operation is taken as an example to illustrate the design method of M3–M8.

When IN goes high, node A could be pulled down quickly and lower than the trigger voltage of INV1 as described in Section II-A. To make  $V_A$  lower than the trigger voltage of INV1, the current capacity of M3 needs to be higher than that of M5. However, a large size of M3 can also reduce the response speed of node A due to a larger parasitic capacitance of LDMOS. Therefore, the design method of M3 and M5 is as follows: M5 chooses the minimized size allowed, and the size of M3 ensures that the drop of node A is sufficient to be lower than the trigger voltage of INV1. Of course, sizes of M4 and M6 are the same as above.

Before IN goes high,  $V_B$  is pulled down to VSSH by M2. When IN becomes high,  $V_B$  maintains low. Therefore, after A drops and stabilizes below the trigger voltage of INV1, M5, M6, and M8 are ON and M7 is OFF.  $V_B$  and  $V_D$  could be pulled up to VDDH by M6 as described in Section II-A. Therefore, the current capacity of M8 should be less than that of M6. Since M6 adopts the minimum width and length, M8 uses the minimum width and appropriate length to reduce the current capability. Similarly, M7 has the same size as M8.

In summary, the size relationship of M3–M8 is as follows:  $(W/L)_{M3-M4}$  is the largest,  $(W/L)_{M5-M6}$  is medium, and  $(W/L)_{M7-M8}$  is the minimum.

- 4) The ratio  $(W/L)_p/(W/L)_n$  of logic gates is equal to 2 so that the trigger voltage is half of the supply voltage. Then, the logic gates can inhibit noise disturbance. At the same time, the sizes of INV1 and INV2 should be appropriately enlarged to enhance the response speed of NAND1 and NAND2.

From the above design algorithm, device sizes of the proposed level shifter are shown in Fig. 2. In this article, the  $0.5 \mu\text{m}$  BCD process is used. In this process, the minimum channel length of 5 V MOSFET is  $0.5 \mu\text{m}$ , but the minimum channel width of 5 V MOSFET is not less than  $1.2 \mu\text{m}$ , which could increase the propagation delay of the proposed level shifter. Under the condition that the proposed level shifter achieves a low delay, the design considerations for  $dV/dt$  immunity are also needed, which can be described in detail in Section IV.

Fig. 4 shows simulation results of the propagation delay of the proposed level shifter and the ultrafast mode level shifter in [18]. Fig. 4(a) and (b) shows the rising and falling waveforms, respectively. The ultrafast mode level shifter in [18] is verified at




Fig. 4. Simulation results of the level shifter's propagation delay from [18] and this article, respectively. (a) Rising delay. (b) Falling delay.

the process in this article, where  $(W/L)_{P/NMOS}$  of all MOSFETs is the same as [18]. Simulation results show that rising and falling delays of the proposed level shifter are 520 and 730 ps, respectively. The propagation delay is reduced by 20 times. However, compared with the simulation results in [18], after adopting the process in this article, the delay of the ultrafast mode level shifter increases by more than four times. This is because the ultrafast mode level shifter uses the  $0.35 \mu\text{m}$  HV CMOS process, in which the minimum width and length of LV MOSFET are  $0.35 \mu\text{m}$ . In the process of this article, the minimum length of LV MOSFET is enlarged by more than 1.4 times, while its width is increased by more than 3.4 times. Besides, the length of LDMOS is also increased by more than 2.2 times. Therefore, using the process in this article, the size of MOSFETs for the ultrafast mode level shifter in [18] can be greatly increased, the parasitic capacitance is also increased, and then the response speed could be dramatically reduced.

### C. Influence of Process Node on the Proposed Level Shifter

As mentioned earlier, the delay of the proposed level shifter only depends on the delay of logic gates, which is determined by the process node. The  $0.5 \mu\text{m}$  BCD process used has a large




Fig. 5. Simulation results of the proposed level shifter at the  $0.18 \mu\text{m}$  BCD process.

width, which would increase the propagation delay. Then, the  $0.18 \mu\text{m}$  BCD process is used at the same simulation conditions to demonstrate the effect of the process node. Minimum width and length of 5 V MOSFET are  $0.22$  and  $0.5 \mu\text{m}$  in the  $0.18 \mu\text{m}$  BCD process. The minimum length of 5 V MOSFET is the same as that in the  $0.5 \mu\text{m}$  BCD process. For 1.8 V MOSFET, the minimum width and length allowed are  $0.22$  and  $0.18 \mu\text{m}$ . Then, the proposed level shifter is verified in the HV region with 1.8 and 5 V MOSFETs, respectively.

Fig. 5 shows the simulation results of the level shifter at the  $0.18 \mu\text{m}$  BCD process. Using 5 V MOSFETs, the rising and falling delay is less than 600 ps and has been reduced by 36.5% and 27.8%, respectively, which is because a minimum width of 5 V MOSFET is only  $0.22 \mu\text{m}$  under the  $0.18 \mu\text{m}$  BCD process. Using the 1.8 V MOSFET transistors, the rising and falling delay can be reduced by more than 60%, which are only 170 and 270 ps, respectively.

The same level shifter architecture is verified under different sizes of processes, and the propagation delay is significantly improved under the smaller process node. The above analysis and simulation results are sufficient to demonstrate that the proposed level shifter architecture has excellent advantages.

### III. DESIGN IMPROVEMENTS OF THE PROPOSED LEVEL SHIFTER

In Section II, although the proposed level shifter can achieve a sub-ns delay, it still has some disadvantages. For example, the rising/falling delay has a noticeable difference in the larger process nodes. At the same time, the response speed of slow paths needs a long time, which could increase the dynamic power consumption and also reduce the maximum working frequency of the level shifter. In this section, a series of design improvements have been presented so that better performance level shifter can be applied for wide-bandgap applications in different scenarios. The following level shifters are simulated under the  $0.5 \mu\text{m}$  BCD process, which are also applicable to other processes.

#### A. Improvement I—Reducing Setup Time and Dynamic Power Dissipation

For wide-bandgap applications, as shown in [20], switching frequencies may be up to more than 10 MHz, and the turn-ON




Fig. 6. Proposed level shifter improvement I-LS\_I.




Fig. 7. Simulation results of LS and LS\_I.

time of power transistor is less than 10 ns. Switches of the gate driver, including the level shifter, must be completed within a few nanoseconds. The proposed level shifter has a sub-ns delay, but the response speed of slow paths is very long, which can limit the maximum operating frequency. Auxiliary pull-up circuits can be used to charge the slow path during every transition, and the response speed of the slow path can be accelerated significantly. So, the level shifter can be applied to high frequencies, and the above problem can be solved well. This improvement of the proposed level shifter is called LS\_I, and the schematic is shown in Fig. 6. In the LS\_I, M1 and M2 have a strong pull-down capacity, so the auxiliary pull-up circuit is added at nodes C and D to decrease the parasitic capacitance influence. Using the method mentioned, the LS\_I not only can increase the response speed of the slow path but also can reduce the average power consumption. Besides, the pull-up circuit can also improve the  $dV/dt$  immunity, which is analyzed in detail in Section IV.

Due to the symmetry of the level shifter, the low-to-high transient is only simulated in Fig. 7. The simulation result shows that the charging time of a slow path can be reduced at 4.2 ns in the LS\_I, while more than 30 ns charging time is generated in the proposed level shifter without the auxiliary pull-up circuit. Besides, although the peak current of LS\_I increases, its average




Fig. 8. Proposed level shifter improvement II-LS\_II.

current consumption still is reduced, from 56.1 to 19.9  $\mu\text{A}$ . In fact, for high-power converters, especially for wide-bandgap applications, power consumption has a limited impact. The proposed level shifter can realize zero static power consumption, so its influence is smaller or even ignored. Compared with the level shifter without auxiliary pull-up circuits, the propagation delay of the LS\_I have a slight increase. Hence, the proposed level shifter with pull-up circuits is more suitable for narrow pulse width in high-frequency gate drivers.

### B. Improvement II—Improving Delay Matching

In high-speed gate drivers, inferior delay matching of the level shifter can lead to duty cycle distortion of the control signal, especially for high-frequency and smaller duty cycle applications. So, the level shifter needs not only a sub-ns delay but also a good delay matching. As mentioned in Section III-A, the switches frequency in the high-speed gate driver is more than 10 MHz. For wide-bandgap gate drivers, the several-hundred picoseconds delay matching of the level shifter also causes a significant distortion. For example, the switches frequency is 10 MHz, and the duty cycle is 10%. Then, 0.5 ns delay matching can cause a 5% distortion. Furthermore, with the duty cycle decreasing, a better delay matching level shifter is demanded. The delay of logic gates determines the delay of the proposed level shifter. Therefore, the second improvement has been presented to improve delay matching, and its schematic is shown in Fig. 8. LS\_II names the level shifter with a second improvement.

The rising delay ( $t_{d,r}$ ) is composed of a delay of node A ( $t_{r1}$ ) and three delays of NOR ( $t_{r2}$ ,  $t_{r3}$ , and  $t_{r4}$ ). The falling delay ( $t_{d,f}$ ) is made up of a delay of node B ( $t_{f1}$ ), one delay of INV0 ( $t_{f2}$ ), and two delays of NOR ( $t_{f3}$  and  $t_{f4}$ ). Nodes A and B have the same delay, and the delay of NOR1–NOR3 has a little distinction. Thus, the difference between delay of INV0 and NOR3 decides delay matching of the LS\_II.

Fig. 9 shows the simulation result of LS\_II. For the LS\_II, the rising delay is 626 ps, and the falling delay is 615 ps, which demonstrates only 11 ps delay matching is obtained. The delay matching can be significantly improved. Because of




Fig. 9. Simulation results of the delay for LS\_II.

the limited driving capacity of pre-NOR, the delay of NOR is longer. Therefore, in LS\_II, although INV1 and INV2 have been removed, the rising delay is longer than that of LS\_I.

### C. Improvement III—Adding Self-Calibration Function

Wide-bandgap devices have a lower parasitic capacitor and generate the huge  $dV/dt$  and EMI noise. Currently, the multilevel gate drivers have been put forward to weaken the EMI noise [23]. For the multilevel gate driver, the flag signal is needed to decide the multilevel driving capacity of the gate driver. Moreover, it is necessary to determine the flag signal according to the state of the power transistor. That needs a closed loop between the flag signal and the gate driver. In the whole closed-loop circuit, once the fault function is triggered during normal operation conditions, all subsequent switching actions would be wrong, which can significantly damage the drive circuit, power devices, and even the entire electronic system. Therefore, as the core block of the multilevel gate driver, the level shifter should have strong robustness and self-calibration to recover normal functions by itself. For many sub-ns delay level shifters, as shown in [12], [13], and [19], use the pulse-trigger mode. However, those level shifters have a fatal disadvantage, which is that the input signal must be a regular pulse signal. For the multilevel gate driver applications, an input flag signal of the level shifter is related to load and power transistor. Therefore, the input signal may not be a regular pulse signal; for example, it maintains a constant voltage during several periods. In the case of input signals at a constant voltage, the output logic of the pulse-trigger level shifter is determined by the previous output state. If the previous output state is wrong, then the pulse-trigger level shifter can always remain in the same wrong state, which is unacceptable.

The level shifter with self-calibration is demonstrated to solve the above problem, as shown in Fig. 10(a), which is referred to as LS\_III. The enable signal EN of AND1 and AND2 is used in order to control whether the self-calibration technique is added. Only when EN is high, the self-calibration can be used in LS\_III. It should be noted that the enable signal EN is just used to verify the self-calibration technique, and it can be removed in applications. The mechanism of LS\_III is similar to LS\_I or LS\_II, but there is a little difference. The output of LS\_III is determined by the signal-select circuit, which is the self-calibration technique. The input of LS\_III can operate in two modes, a regular pulse signal, and a nonpulse signal, in which the level shifter can always maintain a right state. The following describes the mechanism of LS\_III in detail.




Fig. 10. Proposed level shifter improvement III – LS\_III and operating modes. (a) LS\_III. (b) Operating modes of LS\_III.

Fig. 10(b) shows the two operating modes of LS\_III. Assuming EN is high when IN is the nonpulse signal, there are no regular falling edges of nodes A and B. Then, A\_flag and B\_flag may remain low for some time. During this time, OUT of the level shifter still maintains the right state through the signal-select circuit (or path ①), as shown in Fig. 10(b). Due to the low A\_flag/B\_flag, two inputs of AND1/2 are high. Hence, nodes E and F are following nodes A and B. When IN is high, A is low, and B is high. So, E is low, and F is high. Then, NOR4 generates a high signal at node R, and NOR3 generates a low signal at node S. At last, the OUT can maintain high by the latch NAND1 and NAND2. When IN is low, the analysis is the same as above. For LS\_III, whether the output is correct or not, a signal-select circuit can choose E/F to put the output in or recover to the correct state, which is the self-calibration technique. For the closed-loop control system, when the output of LS\_III is wrong, it can be recovered in time to ensure the normal operation of the system.

For the regular pulse at IN, the level shifter can still realize a fast response speed by path ②, as shown in Fig. 10(b). Assuming EN is high, taking the IN from low to high as an example, when IN becomes high, as discussed in Section II, node A is low immediately, and node E is low by AND2. Because node B does not go low from high quickly, B\_flag keeps low. At this moment, node R recovers high. Then, the edge detection circuit (Delay chain and NOR1) works, and the high short-pulse signal occurs at A\_flag. Finally, NOR3 generates a low short-pulse signal at node S, and OUT becomes high. Thus, in this operating mode,




Fig. 11. Simulation results of the LS\_III. (a) Whole operation waveform. (b) Detailed waveform.

the signal-select circuit chooses fast-changing signals, A\_flag, guaranteeing the small propagation delay of LS\_III.

From the analysis above, it can be seen that no matter what signal at IN, the signal-select circuit can ensure OUT is correct. At the same time, during the start-up stage, the LS\_III has the right function, and a start-up circuit or enable signal is not needed, which is needed in [18]. Nevertheless, it should be noted that the LS\_III has a shortcoming. Using the signal selection circuit, the propagation delay of LS\_III increases about the delay of two logic gates NOR and AND. Of course, the beforementioned shortcoming is not critical to the entire gate driver, which is because the driver usually adopts a multistage driving chain, and the delay of two logic gates is relatively small. Moreover, as the process shrinks and the logic gate delay decreases, the above disadvantages are gradually reduced and even ignored. In a word, the self-calibration technique has an enormous advantage in engineering applications for wide-bandgap power devices.

A closed-loop test circuit with LS\_III is needed to verify the self-calibration technique. In this article, the ring oscillator in [18] is utilized, in which LS\_III can be as an up-shifter and a down-shifter adopt the convention level shifter without pulse-trigger circuit. LS\_III can be better simulated in the closed-loop multi-level gate driver.

The simulation result is shown in Fig. 11. Fig. 11(a) demonstrates the operation of the level shifter from an abnormal state to a correct state. When EN is low, the output of LS\_III is in error logic. When EN is high, the operation of the level shifter can

be divided into two parts. One is the self-calibration of LS\_III (①), and the other is the regular pulse input signal of LS\_III (②). Only the first switching waveform is analyzed, which represents the feedback signal in multilevel gate drivers. The detailed waveform in Fig. 11(b) is adopted to verify the above two modes. The explanation is as follows.

- 1) *The Nonpulse Signal at IN to Verify the Self-Calibration Technique:* As shown in Fig. 11(b), when EN changes from low to high, the signal-select circuit begins to take effect. Because  $V_A$  is high and  $V_B$  is low,  $V_E$  becomes high, and  $V_F$  maintains low. Then,  $V_R$  goes low, and  $V_S$  keeps high. Therefore, the output of the level shifter, OUT\_III, goes low, which demonstrates that LS\_III can recover normal function by itself. Hence, as described above, the self-calibration of the level shifter can be achieved through the signal-select circuit.
- 2) *The Regular Pulse Signal at IN:* As shown in Fig. 11(b), the EN keeps high, and the signal-select circuit can work properly, and the operation of LS\_III is similar to the beforementioned level shifter. When IN goes high from low,  $V_A$  is low immediately. Then,  $V_A$  and  $V_S$  become low. At the moment,  $V_R$  becomes high. Thus, OUT\_III goes high. Then, the conversion of signals has been completed. Of course, the low short-pulse signal occurs at node S due to the slow-response  $V_B$ , which is used for the self-calibration function. If the signal-select circuit is not used, the level shifter maintains an error state before the input signal switch. The level shifter in the wrong state affects the entire electronic system.

From the above simulation results, it can be seen that even if the level shifter has errors, it can recover by itself by using a self-calibration technique. The simulation results of LS\_III's delay are not shown to make the article concise. Because of NOR3/4 and AND1/2, its delay increases by two logic gates, but the sub-ns delay can also be realized. It is worth noting that the propagation delay of the proposed level shifters can be significantly reduced under the smaller process size, as shown in Section II-C.

#### IV. $dV/dt$ IMMUNITY OF THE PROPOSED LEVEL SHIFTERS

As described in Section I, the  $dV/dt$  noise could be generated in half configuration, which is a challenge for the HV floating level shifter. So, the proposed level shifter not only needs to realize the sub-ns delay but also requires the ultrahigh  $dV/dt$  immunity, about hundreds of volts per nanosecond. This section mainly analyzes the  $dV/dt$  immunity of the proposed level shifter in the application of synchronous conversion circuits.

For the proposed level shifters, when there is a  $dV/dt$  noise at the HV power supply rail, the power supply rail conversion and pull-up circuits are greatly affected, which could lead to the wrong switch of the edge detection circuit. Then, the output of level shifters could be triggered by mistake. Whether IN is high or low,  $dV/dt$  of HV power supply rail results in a similar transient response owing to the symmetrical level shifter. So,  $dV/dt$  immunity can be analyzed under the condition that IN is high. Furthermore, nodes with larger parasitic capacitance are




Fig. 12. Transient operation of essential waveform due to  $dV/dt$  of HV power supply rail, (a) during a positive  $dV/dt$ , (b) during a negative  $dV/dt$ , (c) in S1, (d) in S2, (e) in S3, and (f) in S4.

more disturbed by  $dV/dt$  noise. Thus, the parasitic capacitors of LDMOS transistors are mainly considered. Only the power supply rail conversion and the pull-up circuit are presented in order to simplify the analysis, as shown in Fig. 12, in which (a), (c), and (d) are transient operation during a positive  $dV/dt$ , and (b), (e), and (f) are transient operation during a negative  $dV/dt$ . The positive and negative  $dV/dt$  immunity is analyzed as follows.

##### Case A: A Positive $dV/dt$ of VSSH and VDDH

As described in Section II, when IN is high, the output of the level shifter could be triggered by mistake, only if node B dropped below the trigger voltage of logic gates. Hence, nodes B and D should be analyzed in detail. The cross-coupled structure formed by M5–M8 is a positive feedback loop, so node A would affect node B. The current could be generated on the  $C_{ds3}$  and  $C_{gd3}$  of M3 with VSSH and node A rising, which flows into M1. At the same time, due to the pull-up circuit at node C, M1 would have more current. Then, node C could be pulled up. Those current on parasitic capacitors could not increase current at the channel of M3. Therefore, node A keeps low. Besides, node A cannot be lower than a forward diode-drop below VSSH by the

clamping of the body diode of M7,  $D_{M7}$ . The above analysis is shown in Fig. 12(c). It can be concluded that when a positive  $dV/dt$  noise of the HV power supply rail occurs, node A always follows VSSH to rise and maintains low. Therefore, M6 is ON, and M8 is OFF, which can pull up node B to VDDH as far as.

For a positive  $dV/dt$  of the HV power supply rail, transient operation of nodes B and D can be divided into two stages, S1 and S2, as shown in Fig. 12 (a), (c), and (d). S1 is the rising stage of the HV power supply rail, and S2 is the recovering stage of the level shifter. In S1, parasitic capacitors at node D are charged. Charging currents are generated by three paths,  $I_{M6}$ ,  $I_{C_{par\_M4}}$ , and  $I_{C_{par\_M10}}$ .

$I_{M6}$  is the current on M6 due to the voltage difference between  $V_B$  and VDDH. M6 is in the deep-linear state. So, the equation of  $I_{M6}$  is as follows:

$$I_{M6} = \beta_n \times \left( \frac{W}{L} \right)_{M6} \times (V_{gs} - V_{th}) \times (VDDH - V_B) \quad (1)$$

where  $(W/L)_{M6}$  is the width to length ratio of M6 and  $V_{gs}$  is equal to  $VDDH - V_A$  (the HV power supply rail voltage, 5 V).

$I_{C_{par\_M4}}$  is generated on the  $C_{gd4}$  and  $C_{ds4}$ . The difference between  $dV_{VSSH}/dt$  and  $dV_D/dt$  could generate the current on  $C_{gd4}$ , and the current on  $C_{ds4}$  is caused by the difference of  $dV_B/dt$  and  $dV_D/dt$ . Then,  $I_{C_{par\_M4}}$  is described by the following:

$$I_{C_{par\_M4}} = C_{gd3} \times \left( \frac{dV_{VSSH}}{dt} - \frac{dV_D}{dt} \right) + C_{ds3} \times \left( \frac{dV_B}{dt} - \frac{dV_D}{dt} \right). \quad (2)$$

$I_{C_{par\_M10}}$  is the current of  $C_{gd10}$  and  $C_{ds10}$ , which is produced owing to the difference of  $dV_{VDDH}/dt$  and  $dV_D/dt$ . The auxiliary pull-up circuit goes up with the HV power supply rail rise, so, the gate voltage of M10 is equal to VDDH. Then, the expression of  $I_{C_{par\_M10}}$  is shown in the following:

$$I_{C_{par\_M10}} = (C_{gd10} + C_{ds10}) \times \left( \frac{dV_{VDDH}}{dt} - \frac{dV_D}{dt} \right). \quad (3)$$

At the first stage, S1, the gate voltage of M2 is VSSL. Then, node D could be pulled up by charging current on  $C_{ds2}$  and  $C_{dg2}$ . So, the following can be obtained:

$$(C_{ds2} + C_{dg2}) \times \frac{dV_D}{dt} = I_{M6} + I_{C_{par\_M4}} + I_{C_{par\_M10}}. \quad (4)$$

VDDH and VSSH have the same rising rate, so  $dV/dt$  can represent  $dV_{VDDH}/dt$  and  $dV_{VSSH}/dt$ . Charging current on node D is mainly composed of  $I_{C_{par\_M4}}$  and  $I_{C_{par\_M10}}$  due to large parasitic capacitors at the drain of LDMOS.  $I_{M6}$  is very small and can be ignored. So, in the S1,  $dV_B/dt$  can also be expressed by  $dV/dt$ . Thus, (2) and (3) can be simplified by the following:

$$I_{C_{par\_M4}} = (C_{gd3} + C_{ds3}) \times \left( \frac{dV}{dt} - \frac{dV_D}{dt} \right) \quad (5)$$

$$I_{C_{par\_M10}} = (C_{gd10} + C_{ds10}) \times \left( \frac{dV}{dt} - \frac{dV_D}{dt} \right). \quad (6)$$

Then, according to (4)–(6), the expression between  $dV_D/dt$  and  $dV/dt$  is as follows:

$$\frac{dV_D}{dt} = \frac{C_{gd3} + C_{ds3} + C_{ds10} + C_{gd10}}{C_{D2} + C_{gd3} + C_{ds3} + C_{ds10} + C_{gd10}} \times \frac{dV}{dt} \quad (7)$$

where  $C_{D2}$  is the sum of  $C_{dg2}$  and  $C_{ds2}$ .  $\Delta V_D$  can be written as follows, which is  $VDDH - V_D$  during the rising of VDDH

$$\Delta V_D = \frac{C_{D2}}{C_{D2} + C_{gd3} + C_{ds3} + C_{ds10} + C_{gd10}} \times \Delta VDDH. \quad (8)$$

As described earlier, M1–M4 could have large parasitic capacitors at the drain. When MOS transistors operate in weak inversion or cutoff,  $C_{gd}$  is close to zero because the inversion layer contains little charge [24]. In the triode region,  $C_{gd}$  reaches its maximum [25].  $C_{ds}$  is the capacitance of the body diode and varies inversely with the square root of the drain–source bias. For the LDMOS transistor M2, when IN is high,  $V_{gs}$  is zero, and  $V_{ds}$  is close to VDDH. So,  $C_{D2}$ , which includes  $C_{gd2}$  and  $C_{ds2}$ , has minimal value. M4 is in deep linear, and sizes of P-type MOSFET are more significant than that of N-type MOSFET under the condition of the same drain current. Therefore, compared to the other parasitic capacitors of node D,  $C_{D2}$  is very small. Then, (8) obtains a very small  $\Delta V_D$ .

After the rising of VDDH and VSSH, node D does not increase significantly with VDDH and VSSH. Furthermore, the charging current on parasitic capacitors at node D would be significantly reduced, and  $I_{M6}$  is increased. Then, node B can be pulled down, in which logic gates are most likely to be triggered by mistake. The drop of node B is related to the value of  $V_D$  and the size of M6. Of course, because the parasitic capacitors of M4 and M10 are huge, the drop of node D is small. Therefore, the possibility of logic gates being triggered by mistake can be significantly reduced. The above operation is the recovering of the level shifter, which is the second stage, S2, as shown in Fig. 12(a) and (d).

According to the above transient operation analysis, the level shifter is the most prone to be triggered by mistake in the S2. Large parasitic capacitors of M4 and M10 would weaken the decline of nodes B and D. It should be noted that the positive  $dV/dt$  immunity of the level shifter can be enhanced by using the pull-up circuit.

#### Case B: A Negative $dV/dt$ of VSSH and VDDH

For the level shifter, a negative  $dV/dt$  immunity is analyzed by using the same method as the above. The transient operation is described in Fig. 12(b), (e), and (f). Similarly, a negative  $dV/dt$  of VSSH and VDDH has a limited influence on nodes A and C. Node C is not lower than a forward drop of M1 body diode, and node A can be pull-down close to VSSH through M7 and M3. The transient operation of nodes B and D can also be divided into two stages, S3 and S4, as shown in Fig. 12(b).

During the fall of VSSH and VDDH,  $C_{gd2}$  and  $C_{ds2}$  discharge. The discharging current has  $I_{C_{par\_M4}}$ ,  $I_{C_{par\_M10}}$ , and  $I_{Diode}$ . Node D could be pulled down through  $I_{C_{par\_M4}}$  and  $I_{C_{par\_M10}}$ . Hence, nodes B and D decrease with falling of VSSH and VDDH. Because  $dV/dt$  of nodes B and D is slower than that




Fig. 13. Simulation results of LS\_I with the  $\pm 250$  V/ns slew rate of HV power supply rail at the  $0.5 \mu\text{m}$  BCD process.

of the HV power supply rail,  $V_B$  and  $V_D$  would be higher than  $V_{DDH}$ . That cannot make the level shifter to trigger by mistake. However, the more significant overshoot of nodes B and D may damage other devices. In the proposed level shifters, the overshoot of nodes B and D can be limited by a diode forward drop by body diode of M4 and M6, which can ensure that the voltage of devices is within a safe operating range. Furthermore, in this stage,  $I_{Cpar\_M4}$  and  $I_{Cpar\_M10}$  are large, so  $I_{Diode}$  is very small. Then, the overshoot of nodes B and D is tiny. The above transient operation is the third stage, S3, as demonstrated in Fig. 12(b) and (e). After the VSSH and  $V_{DDH}$  drop, nodes B and D can recover to  $V_{DDH}$  by the current on the body diode of M3 and M6. That is the fourth stage, S4, in Fig. 12(b) and (f).

To demonstrate the ultrahigh  $dV/dt$  immunity of the level shifter with the pull-up circuit, the  $\pm 250$  V/ns slew rate of the HV power supply rail is simulated, as shown in Fig. 13. When the input signal of level shifters is high and low, respectively,  $\pm 250$  V  $dV/dt$  occurs in the HV power supply rail. Under the condition that IN is high when a negative 250 V/ns  $dV/dt$  occurs, node A is higher than VSSH, which has little influence on the function of the level shifter. However, the  $V_B$ -VSSH has an overshoot, which is smaller due to the body-diode clamping. Thus, in this case, the level shifter cannot be triggered by mistake nor damage its devices. When IN is high and a positive 250 V/ns  $dV/dt$  occurs, the  $V_B$ -VSSH has a large undershoot. In this situation, the level shifter may be triggered by mistake. However, due to the auxiliary pull-up circuit, M6, and logic gates with appropriate trigger voltage, the level shifter can maintain the correct state as discussed before. Therefore, when IN is high, the level shifter is always correct whether the positive or negative 250 V  $dV/dt$  noise occurs. The simulation result is consistent with the previous theoretical analysis. Meanwhile, as can be seen from Fig. 13, when IN is low, the transient response of the level shifter disturbed by  $dV/dt$  noise is similar to the above.

For some applications,  $dV/dt$  noise of the HV power supply rail may appear during the input of the level shifter switching. So, this scenario is verified at the  $0.5 \mu\text{m}$  BCD process, as shown in Fig. 14. The operating frequency of input signals IN is more than 110 MHz. At the same time, according to Fig. 14, no matter how IN changes, the  $\pm 250$  V/ns  $dV/dt$  noise does not make the level shifter in the wrong state.




Fig. 14.  $\pm 250$  V/ns  $dV/dt$  immunity simulation results of LS\_I during the switching operation. (a) Positive 250 V/ns  $dV/dt$  occurs during the low-to-high transient of IN, and a negative 250 V/ns  $dV/dt$  happens during the high-to-low transient of IN, (b) is the opposite of (a).

In summary, for synchronous gate drivers in the half-bridge, when the HV power supply rail has  $\pm 250$  V/ns  $dV/dt$  noises, the proposed level shifters can maintain normal function under any conditions. That means that the proposed level shifters can be applied to gate drivers that require ultrahigh  $dV/dt$  immunity.

## V. TEST RESULTS AND COMPARISON WITH PREVIOUS WORK

In wide-bandgap applications, the response speed of a sub-ns level shifter is critical. Therefore, the propagation delay of the proposed level shifters is also verified. For the ps-level delay, the average delay could be measured by the ring oscillator circuit as described in Section V-A. LS\_II and LS\_I have different delay matching, but they have the same average delay. Thus, LS\_II has been fabricated in the  $0.5 \mu\text{m}$  BCD process and measured by the ring oscillator circuit. LS\_III and LS\_I have a similar circuit architecture, and the LS\_III's delay is only two logic gates larger than LS\_I. Therefore, this article illustrates the proposed sub-ns delay design technique by testing the average delay of LS\_II. As for the verification of  $dV/dt$  immunity, as described in [13], it needs to be embedded in a high-speed, dual-channel gate driver. In the same way, post-simulation results are used to illustrate that the proposed level shifter has a high  $dV/dt$  immunity in Section IV.




Fig. 15. Measurement circuit of the proposed level shifter. (a) Ring oscillator with LS\_up (level up shifter) and LS\_down (level down shifter). (b) Ring oscillator without LS\_up and LS\_down.

#### A. Measurement Circuit

A sub-ns delay has been realized in the proposed HV floating level shifters, so the delay should be tested accurately. In general, the parasitic capacitor of chip I/Os is about a few pF, which would make the inputs and outputs of the high-speed level shifters cannot be directly connected to chip I/Os. Currently, there are two test methods for the level shifter. One is to use two buffer circuits, one with LS and the other with only the buffer circuit [26]. They have the same input pulse, and the difference between the output time of the two circuits is the delay of LS. This test method has a high requirement for testing, which requires strict matching of layout and test environment. For the sub-ns level shifter, this test method may increase the measurement error. The other is to use a ring oscillation circuit, as shown in [13] and [18]. For a ring oscillation circuit, an up level shifter, a down level shifter, and another inversion logic gate are in series, and a divider can obtain the output signal. The level-up shifter and level-down shifter use the same structure, so they can be assumed to have the same delay. However, in the ring oscillator, an inversion logic gate would affect the delay of the level shifter. In [18], the delay of an extra inversion logic gate is ignored, which is not suitable for the sub-ns level shifter. In [13], the delay of reverse logic needs to be adjusted, which is equal to the delay of the level shifter under test. However, it is difficult to match the propagation delay of different circuits.

In this article, an improved ring oscillator test method is adopted. As shown in Fig. 15, the test circuit has two ring oscillators, which one has the level shifter, and the other only has three inverters and two buffers. In Fig. 15(a), LS\_up and LS\_down use the proposed structure, and they have almost the same delay. Two oscillators period,  $T_{OSC}$  and  $T_{OSC\_LS}$ , are obtained by the 64 times divider to driving I/O pads. Then, the average delay of the LS\_up and LS\_down is described as follows:

$$T_{ave} = \frac{T_{OSC} - T_{OSC\_LS}}{4 \times 64}. \quad (9)$$




Fig. 16. Chip micrograph of the test circuit and the proposed LS\_II.

The test method proposed can avoid the influence of logic gates in the ring oscillator. The level shifter delay only depends on the difference between the two oscillators period. Therefore, to reduce the high-frequency requirement of an oscilloscope, the oscillator frequency can be designed smaller by using the buffer with the appropriate frequency divider circuit. Since some level shifters are pulse triggered, the initial state of an oscillator with the level shifter needs to be set. Then, a mono-pulse generator is added to the ring oscillator, as shown in Fig. 15. The two oscillators are better matched, both adding mono-pulse generators. The rising edge of enable signal EN produces a low one-shot pulse, which includes a rising edge signal and a falling edge signal. In the ring oscillator without initialization, only one of the LS\_up and LS\_down could have a logic error, or both are normal because there are three inverters. When LS\_up has an error, those rising/falling edge signal could restore LS\_up. When LS\_down has an error, and LS\_up is correct, those rising/falling edge signal could also cause the output of LS\_up to generate a rising edge signal and a falling edge signal, making LS\_down return to the normal state. Therefore, any error in LS\_up and LS\_down occurs, the function can be recovered through the rising and falling signals generated by EN. Then, the ring oscillator can work properly.

#### B. Measurement Results

As shown in Fig. 16, the chip micrograph of the test circuit is described. The chip area of LS\_II is  $117 \mu\text{m} \times 205 \mu\text{m}$ . Although LS\_II uses fewer devices, the layout occupies a large area due to the larger process nodes.

Measurement and postsimulation results are carried out for the test circuit in Fig. 15, which are shown in Fig. 17 and Fig. 18. All power supply rails are supplied through the external voltage sources during simulation and measurement. As shown in Fig. 15, VDDL is set to 5 V, VSSL is the reference, and VDDH-VSSH is equal to 5 V. Then, VSSH changes from 0 to 25 V with a 1 V step to observe the average delay of LS\_II. Fig. 17 shows the transient measurement waveform of the two oscillators under  $VSSH = 25 \text{ V}$ , in which channel 1 is the output of the ring oscillator without level shifters, and channel 2 is the output of the ring oscillator with level shifters. It can be calculated from Fig. 17 that the average delay of LS\_II is only 664 ps.

Fig. 18 shows the average delay of LS\_II varies with VSSH under postsimulation and measurement. Several phenomena can be observed in Fig. 18. First, the average delay of LS\_II reduces




Fig. 17. Measured output waveform of the two oscillators under VSSH=25 V.




Fig. 18. Postsimulation and measurement results of the average delay for LS\_II.

with the increase of VSSH. That is mainly because LDMOS transistors in LS\_II have the channel modulation effect and parasitic capacitance. With the increase of VSSH, the pull-down current of n-type LDMOS (NLDMOS) gradually increases due to the channel modulation effect, and the parasitic capacitance of NLDMOS diode (the parasitic capacitance of nodes A and C) also decreases with VSSH increase. Therefore, the response speed of the A–C path or the B–D path of LS\_II increases with the increase of VSSH, and the subsequent logic gate response also increases. So, the average delay of LS\_II decreases with the increase of VSSH. When VSSH is relatively large, the parasitic capacitance of NLDMOS is small, and the variation is small. The delay of LS\_II tends to be constant. Second, for the average delay of LS\_II, the measurement results have a significant variation. Moreover, with the increase of VSSH, the measurement results show that the average delay of LS\_II is lower than that of postsimulation results. That is mainly due to the finite simulation model accuracy of transistors. Overall, the deviation between measurement results and simulation results is within 10%, which is acceptable. Third, the average delay of LS\_II in the test circuit is more considerable than that of single-module simulation in Fig. 9, above 100 ps. That is because




Fig. 19. Postsimulation and measurement results of energy per transition (ET) for LS\_II.

the period of the ring oscillator includes the rise and fall time of the level shifter's input and output signals. Logic propagation delay measurement adopted in this article is the time from 50% of input signal amplitude to 50% of output signal amplitude. In general, compared with the logic propagation delay, the rise or fall time of the signal itself is very short, and the average delay obtained by using the ring oscillator is close to the actual delay. However, the proposed level shifter only has a sub-ns delay and uses a  $0.5 \mu\text{m}$  BCD process. This process node is large, as mentioned above, so the rise or fall time of the logic gates in LS\_II is not negligible compared with the delay of the proposed level shifter. Therefore, the average delay of LS\_II could be increased by using the ring oscillation measurement circuit. In a word, it can be seen from the simulation and measurement results that the proposed level shifter can realize a sub-ns delay except in the case of high temperature at SS corner, which is affected by the process. The difference between the measurement results and the simulation results of LS\_II is minimal, indicating that the level shifter architecture proposed is suitable for application in high-speed circuits.

Fig. 19 demonstrates the  $E_T$  of LS\_II versus VSSH, which indicates that test results are very close to the simulation results. When the HV power supply rises, the average current of LS\_II could remain constant, so  $E_T$  increases with VSSH.

### C. Comparison With Previous Works

To compare the proposed level shifter with other previous works, Table I lists the main parameters of the HV floating level shifters, such as the propagation delay,  $dV/dt$  immunity, maximum operating voltage, process node,  $E_T$ , and chip area. For wide-bandgap applications, the propagation delay and  $dV/dt$  immunity of the level shifter is the most critical. However, the propagation delay is closely related to the process node.

In Table I, the level shifter only in [11]–[13], and this article can realize a sub-ns delay. The process node used by other sub-ns delay level shifters is just  $0.18 \mu\text{m}$ , but the proposed level shifter uses a  $0.5 \mu\text{m}$  BCD process. The FOM in [18] is used

TABLE I  
COMPARISON WITH PREVIOUS WORKS

	Year	Process	Voltage (V)	Delay (ns)	Slew rate (V/ns)	$E_T$ (pJ)	Chip area (mm <sup>2</sup> )	FOM	FOM*
Z.Liu, et al.[10]	2015	0.5 $\mu$ m HV CMOS	40	2.0	40 <sup>1</sup>	272 <sup>1</sup>	0.22	0.1	108.8
A.Salimath, et al.[11]	2017	0.18 $\mu$ m BCD	50	0.5 <sup>1</sup>	—	1212.5 <sup>1</sup>	—	0.056	269.44 <sup>2</sup>
D.Liu, et al.[12]	2016	0.18 $\mu$ m HV CMOS	20	0.37	30 <sup>1</sup>	7.2 <sup>1</sup>	0.005	0.1	23
D.Liu, et al.[13]	2019	0.18 $\mu$ m HV CMOS	50	0.53	200 <sup>1</sup>	30.3	0.018	0.06	54
Y.Moghe, et al.[18]	2011	0.35 $\mu$ m HV CMOS	10	2.2	—	24	—	0.069	56
T.Lehmann, et al.[19]	2014	0.35 $\mu$ m HV CMOS	20	3	—	6 <sup>1</sup>	—	0.43	21
J.Wittmann, et al.[20]	2014	0.18 $\mu$ m BiCMOS	50	<5	20	—	0.036	0.56	—
H.-A. Yang, et al.[22]	2015	0.5 $\mu$ m UHV	700	20	120	—	—	0.06	—
<b>This work</b>	<b>2020</b>	<b>0.5<math>\mu</math>m BCD</b>	<b>30</b>	<b>0.66</b>	<b>250<sup>1</sup></b>	<b>397</b>	<b>0.024</b>	<b>0.044</b>	<b>6.8<sup>2</sup></b>

Note: FOM from [18]: Delay/(Process node  $\times$  Voltage). Unit: ns/( $\mu$ m  $\times$  V).

FOM\* from [12]: ( $E_T \times$  Delay)/(Process node<sup>3</sup>  $\times$  Voltage). Unit: (pJ  $\times$  ns)/( $\mu$ m<sup>3</sup>  $\times$  V).

<sup>1</sup>Simulated, <sup>2</sup>FOM\*: ( $E_T \times$  Delay)/( $L_{HV-MOS}^2 \times$  Process node  $\times$  Voltage). Unit: (pJ  $\times$  ns)/( $\mu$ m<sup>3</sup>  $\times$  V).

to evaluate the advantages of the level shifter architecture about the propagation delay. The proposed level shifter achieves the lowest FOM, only 0.044 ns/( $\mu$ m  $\times$  V).

$E_T$  is another important parameter of the level shifter, which is greatly affected by parasitic capacitance. Large parasitic capacitors require more energy during level shifter transition. In [12], FOM\* can reflect both the propagation delay and energy per transition. The process node used in this article is 0.5  $\mu$ m, but the minimum width allowed by NLD MOS is up to 1.6  $\mu$ m, which greatly increases the parasitic capacitance and current consumption. Therefore, for the proposed level shifter's  $E_T$ , ( $E_T \times$  Delay)/(Process node<sup>3</sup>  $\times$  Voltage) in FOM\* should be ( $E_T \times$  Delay)/( $L_{HV-MOS}^2 \times$  Process node  $\times$  Voltage), where  $L_{HV-MOS}$  is the minimum width of NLD MOS. Compared with other works, the proposed level shifter consumes more energy due to the large process size. It can be seen from Table I that the proposed level shifter can still realize the better FOM\* without considering the influence of the process.

As for the  $dV/dt$  immunity, the proposed level shifter can achieve higher performance, exceeding 250 V/ns. Therefore, the proposed level shifter architecture can not only achieve a very high speed but also suppress a big  $dV/dt$  noise. Then, the proposed level shifter can be applied to drivers with high speed and tremendous  $dV/dt$  noise, especially in wide-bandgap applications.

## VI. CONCLUSION

This article presents new design techniques to improve the performance of the HV floating level shifter. By utilizing the edge detection technique, the speed of signal conversion from the LV region area to the HV region area can be significantly improved, and the sub-ns delay level shifter can be realized. On this basis, various improvements are made to the level shifter for specific applications. For example, the auxiliary pull-up circuit in LS\_I can not only reduce the switching time and dynamic power consumption but also improve the  $dV/dt$  immunity, which is very important for the application of high frequency and low duty cycle. In LS\_II, the improvement of delay match

can weaken the duty cycle distortion of the signal. The self-calibration technique enables LS\_III to achieve a small delay and not to rely on the pulse triggering mode, which has a proper application in high-speed drive with a feedback mechanism.

In this article, LS\_II was fabricated in the 0.5  $\mu$ m BCD process. The experimental results show that the delay of LS\_II is less than 1 ns and only 664 ps when VDDH is 30 V. Its FOM is the lowest among the previous sub-ns delay level shifters, only 0.044 ns/( $\mu$ m  $\times$  V). Postsimulation results demonstrate the proposed level shifters have a very high  $dV/dt$  immunity, over 250 V/ns, and are suitable for in any cases. The proposed level shifter is simulated at the 0.18  $\mu$ m BCD process, and the propagation delay is improved by more than 60%. Therefore, the proposed level shifters are very suitable for ultrahigh-speed drivers, especially for wide-bandgap applications.

## REFERENCES

- [1] A. Swidel and B. Wicht, "Integrated gate drivers based on high-voltage energy storing for GaN transistors," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3446–3454, Dec. 2018.
- [2] M. K. Song, L. Chen, J. Sankman, S. Terry, and D. Ma, "A 20 v 8.4 w 20 MHz four-phase GaN DC-DC converter with fully on-chip dual-SR bootstrapped GaN FET driver achieving 4 ns constant propagation delay and 1 ns switching rise time," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech.*, Feb. 2015, pp. 1–3.
- [3] B. Sun, Z. Zhang, and M. A. E. Andersen, "A comparison review of the resonant gate driver in the silicon MOSFET and the GaN transistor application," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 7776–7786, Dec. 2019.
- [4] A. Anurag, S. Acharya, and S. Bhattacharya, "Gate driver for high-frequency application of silicon-carbide MOSFETs: Design considerations for faster growth of LV and MV applications," *IEEE Power Electron. Mag.*, vol. 6, no. 3, pp. 18–31, Sep. 2019.
- [5] E. A. Jones *et al.*, "Characterization of an enhancement-mode 650-V GaN HFET," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 400–407.
- [6] P. Neudeck, R. Okojie, and L. Chen, "High-temperature electronics – a role for wide bandgap semiconductors," *Proc. IEEE*, vol. 90, no. 6, pp. 1065–1076, 2002.
- [7] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET behavior under hard-switching, soft-switching, and false turn-on conditions," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9001–9011, Nov. 2017.
- [8] B. Choi, "Enhancement of current driving capability in data driver ICs for plasma display panels," *IEEE Trans. Consum. Electron.*, vol. 55, no. 3, pp. 992–997, Aug. 2009.
- [9] M. Khorasani, M. Benham, L. van den Berg, C. J. Backhouse, and D. G. Elliott, "High-voltage CMOS controller for microfluidics," *IEEE Trans. Biomed. Circuits Syst.*, vol. 3, no. 2, pp. 89–96, 2009.

- [10] Z. Liu, L. Cong, and H. Lee, "Design of on-chip gate drivers with power-efficient high-speed level shifting and dynamic timing control for high-voltage synchronous switching power converters," *IEEE J. Solid-State Circuits*, vol. 50, no. 6, pp. 1463–1477, Jun. 2015.
- [11] A. Salimath, G. Gonano, E. Bonizzoni, D. L. Brambilla, E. Botti, and F. Maloberti, "A high-speed level shifting technique and its application in high-voltage synchronous DC-DC converters with quasi-ZVS," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2017, pp. 1–4.
- [12] D. Liu, S. J. Hollis, H. C. P. Dymond, N. McNeill, and B. H. Stark, "Design of 370-ps delay floating-voltage level shifters with 30-V/ns power supply slew tolerance," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 7, pp. 688–692, Jul. 2016.
- [13] D. Liu, S. J. Hollis, and B. H. Stark, "A new design technique for sub-nanosecond delay and 200 V/ns power supply slew-tolerant floating voltage level shifters for GaN SMPS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 3, pp. 1280–1290, Mar. 2019.
- [14] Wolfspeed, C3M0075120K datasheet, Jul. 2019. [Online]. Available: <http://www.wolfspeed.com/power/products/sic-mosfets/1200v-silicon-carbide-mosfets>
- [15] M. Khorasani, L. Van den Berg, P. Marshall, and M. Zargham, "Low-power static and dynamic high-voltage CMOS level-shifter circuits," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2008, pp. 1946–1949.
- [16] Y. Li, C. Wen, B. Yuan, L. Wen, and Q. Ye, "A high speed and power-efficient level shifter for high voltage buck converter drivers," in *Proc. IEEE Int. Conf. Solid-State Integr. Circuit Technol.*, Nov. 2010, pp. 309–311.
- [17] Z. Liu and H. Lee, "A synchronous LED driver with dynamic level-shifting and simultaneous peak & valley current sensing for high-brightness applications," in *Proc. IEEE Int. Midwest Symp. Circuits Syst.*, Aug. 2013, pp. 125–128.
- [18] Y. Moghe, T. Lehmann, and T. Piessens, "Nanosecond delay floating high voltage level shifters in a 0.35  $\mu\text{m}$  HV-CMOS technology," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 485–497, Feb. 2011.
- [19] T. Lehmann, "Design of fast low-power floating high-voltage level shifters," *Electron. Lett.*, vol. 50, no. 3, pp. 202–204, Jan. 2014.
- [20] J. Wittmann, T. Rosahl, and B. Wicht, "A 50V high-speed level shifter with high dv/dt immunity for Multi-mhz DCDC converters," in *Proc. 40th Eur. Solid State Circuits Conf.*, Sep. 2014, pp. 151–154.
- [21] J. Strydom and D. Reusch, "Design and evaluation of a 10 MHz gallium nitride based 42 v DC-DC converters," in *Proc. 29th IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2014, pp. 1510–1516.
- [22] H.-A. Yang *et al.*, "120 V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs," in *Proc. 41st Eur. Solid-State Circuits Conf.*, Sep. 2015, pp. 291–294.
- [23] Y. Lobsiger and L. W. Kolar, "Closed-loop di/dt and dv/dt IGBT gate driver," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3402–3417, Jun. 2015.
- [24] Y. Tsvividis, *Operation and Modeling of the MOS Transistor*. New York, NY, USA: McGraw-Hill, 1987, pp. 324.
- [25] P. R. Gray, R. G. Meyer, P. J. Hurst, and S. H. Lewis, *Analysis and Design of Analog Integrated Circuits*. New York, NY, USA: Wiley, 2001, p. 51.
- [26] R. Lotfi, M. Saberi, S. R. Hosseini, A. R. Ahmadi-Mehr, and R. B. Staszewski, "Energy-efficient wide-range voltage level shifters reaching 4.2fJ/transition," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 2, pp. 34–37, Feb. 2018.



**Jianwen Cao** was born on August 2, 1992. She received the B.S. degree from the School of Electronic Engineering, Xi'an University of Post and Telecommunications, Xian, China, in 2015, and the M.Sc. degree from the School of Electronic Science and Engineering, University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2018. She is currently working toward the Ph.D. degree in UESTC.

Her current research interests include HV level shifters, wide-bandgap gate drivers, power management integrated circuits, LDO, Reference, and so on.



**Ze-kun Zhou** (Member, IEEE) was born on March 20, 1984. He received the B.S., M.Sc., and Ph.D. degrees from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2005, 2008, and 2012, respectively, all in microelectronics.

He is currently working with the State key Laboratory of Electronic Thin Films and Integrated Devices, UESTC, as an Associate Professor. His current research interests include power management integrated circuits, power electronics, energy harvesting systems and circuits, Class-D amplifiers, LDO, Reference, and so on.



**Zhuo Wang** received the M.Sc. and Ph.D. degrees in microelectronics from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2001 and 2015, respectively.

He is currently working with UESTC, as an Associate Professor. His current research interests include power management integrated circuits and power device.



**He Tang** (Member, IEEE) received the B.S.E.E. degree from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2005, the M.S. degree in electrical and computer engineering from Illinois Institute of Technology, Chicago, IL, USA, in 2007, and the Ph.D. degree in electrical engineering from the University of California, Riverside, Riverside, CA, USA, in 2010.

From 2010 to 2012, he was with OmniVision Technologies Inc., Santa Clara, CA, as an Analog IC Designer, working on high-speed I/O interface. Since 2012, he has been an Associate Professor and subsequently a Professor with UESTC. He is currently the Director of SoC Design Center in UESTC. He has authored or coauthored more than 60 papers. His research interests include analog/mixed-signal IC designs, especially on digital-calibrated high speed high precision analog-to-digital converters.



**Bo Zhang** (Senior Member, IEEE) was born on May 26, 1964. He received the B.Tech. degree in electronic engineering from Beijing Institute of Technology, Beijing, China, in 1985, the M.Tech. degree from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 1988.

From 1988 to 1996, he worked on power semiconductor devices research and development with UESTC. From 1996 to 1999, he was a Visiting Professor with Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, where his research activities included device simulations, power semiconductor cryogenics, SiC power devices, and other Si-based power semiconductor devices. Since returning to UESTC, in November 1999, he has worked on power devices and smart power integrated circuits. He is currently a Professor and has published more than 100 papers in the international conferences and journals. He is the Vice-Dean of School of Microelectronics and Solid-State Electronics and also the Director of Power Integrated Technology Laboratory, UESTC.