

# Letters

## Packaged Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers With Over 60-A Surge Current Capability

Ming Xiao <sup>1</sup>, Boyan Wang <sup>1</sup>, Jingcun Liu <sup>1</sup>, *Student Member, IEEE*, Ruizhe Zhang <sup>1</sup>, *Student Member, IEEE*, Zichen Zhang <sup>1</sup>, Chao Ding <sup>1</sup>, Shengchang Lu <sup>1</sup>, Kohei Sasaki <sup>2</sup>, Guo-Quan Lu <sup>1</sup>, *Fellow, IEEE*, Cyril Buttay <sup>3</sup>, *Senior Member, IEEE*, and Yuhao Zhang <sup>1</sup>, *Member, IEEE*

**Abstract**—Ultrawide-bandgap gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) devices have recently emerged as promising candidates for power electronics; however, the low thermal conductivity ( $k_T$ ) of Ga<sub>2</sub>O<sub>3</sub> causes serious concerns about their electrothermal ruggedness. This letter presents the first experimental demonstrations of large-area Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes (SBDs) packaged in the bottom-side-cooling and double-side-cooling configurations, and for the first time, characterizes the surge current capabilities of these packaged Ga<sub>2</sub>O<sub>3</sub> SBDs. Contrary to popular belief, Ga<sub>2</sub>O<sub>3</sub> SBDs with proper packaging show high surge current capabilities. The double-side-cooled Ga<sub>2</sub>O<sub>3</sub> SBDs with a  $3 \times 3$ -mm<sup>2</sup> Schottky contact area can sustain a peak surge current over 60 A, with a ratio between the peak surge current and the rated current superior to that of similarly-rated commercial SiC SBDs. The key enabling mechanisms for this high surge current are the small temperature dependence of ON-resistance, which strongly reduces the thermal runaway, and the double-side-cooled packaging, in which the heat is extracted directly from the Schottky junction and does not need to go through the low- $k_T$  bulk Ga<sub>2</sub>O<sub>3</sub> chip. These results remove some crucial concerns regarding the electrothermal ruggedness of Ga<sub>2</sub>O<sub>3</sub> power devices and manifest the significance of their die-level thermal management.

**Index Terms**—Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>), package, ruggedness, surge current, simulation, thermal management, ultrawide bandgap (UWBG).

Manuscript received October 19, 2020; revised November 24, 2020 and December 12, 2020; accepted January 5, 2021. Date of publication January 8, 2021; date of current version May 5, 2021. This work was supported by the Center for Power Electronics Systems (CPES) High Density Integration Industry Consortium at Virginia Tech. (Ming Xiao, Boyan Wang, and Jingcun Liu contributed equally to this work.) (Corresponding authors: Yuhao Zhang; Cyril Buttay; Guo-Quan Lu.)

Ming Xiao, Boyan Wang, Ruizhe Zhang, Zichen Zhang, Chao Ding, Shengchang Lu, Guo-Quan Lu, and Yuhao Zhang are with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061 USA (e-mail: mxiao@vt.edu; wangboyan@vt.edu; rzzhang@vt.edu; zichen2013@vt.edu; dingchao@vt.edu; lsheng1@vt.edu; gqllu@vt.edu; yhzhang@vt.edu).

Jingcun Liu is with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061 USA, and also with the School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China (e-mail: liujingcun0523@gmail.com).

Kohei Sasaki is with the Novel Crystal Technology Inc., Sayama 350-1328, Japan (e-mail: sasaki@novelcrystal.co.jp).

Cyril Buttay is with the University Lyon, INSA-Lyon, CNRS, Laboratoire Ampere, 69622 Villeurbanne, France (e-mail: cyril.buttay@insa-lyon.fr).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2021.3049966>.

Digital Object Identifier 10.1109/TPEL.2021.3049966

### I. INTRODUCTION

ULTRAWIDE-BANDGAP (UWBG) semiconductor gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) is a promising material for next-generation power electronics due to its high critical electrical field ( $E_C$ ), controllable doping, excellent thermal stability, and the availability of large-diameter wafers by the melt growth [1], [2]. Recently, kilovolt-class Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes (SBDs) [3], [4] and power FinFETs [5], [6] were demonstrated with a peak electric field (E-field) in Ga<sub>2</sub>O<sub>3</sub> exceeding the  $E_C$  of GaN and SiC. However, most of the reported Ga<sub>2</sub>O<sub>3</sub> devices have a small current, and only a few large-area Ga<sub>2</sub>O<sub>3</sub> devices have been demonstrated with a current over 1 AMP [7], [8].

A fundamental challenge for the current scaling in Ga<sub>2</sub>O<sub>3</sub> devices is the low thermal conductivity ( $k_T$ ) of Ga<sub>2</sub>O<sub>3</sub> (0.1–0.3 Wcm<sup>-1</sup>K<sup>-1</sup> [1]), which is about 1/6 of the  $k_T$  of Si, 1/10 of GaN, and 1/20 of SiC. The high thermal resistance of the Ga<sub>2</sub>O<sub>3</sub> die makes its thermal management very challenging. While some modeling and simulation works have investigated the thermal management of Ga<sub>2</sub>O<sub>3</sub> devices [9]–[12], no experimental demonstrations of the packaging and thermal management of large-area Ga<sub>2</sub>O<sub>3</sub> devices have been reported to date.

Due to the low  $k_T$  of Ga<sub>2</sub>O<sub>3</sub>, Ga<sub>2</sub>O<sub>3</sub> devices are often perceived to have very limited electrothermal ruggedness. Surge current ruggedness is essential for power applications, when the device needs to temporarily sustain a current higher than the rated one. The surge current value is listed in a diode's datasheet and is usually measured in a half-sinusoidal current pulse according to JEDEC standards [13]. While the surge current ruggedness has been extensively studied for SiC diodes [14], [15], no such tests have been reported for Ga<sub>2</sub>O<sub>3</sub> devices.

This letter presents the first experimental study on the surge current capability of large-area, packaged Ga<sub>2</sub>O<sub>3</sub> devices. Vertical Ga<sub>2</sub>O<sub>3</sub> SBDs were fabricated with a current over 10 A. Two packaging structures were designed and prototyped, one based on the bottom-side-cooling scheme, where the heat must diffuse through the entire Ga<sub>2</sub>O<sub>3</sub> chip before reaching the baseplate [Fig. 1(a)], and the other based on the double-side-cooling scheme [Fig. 1(b)], which allows the heat dissipation through the Ga<sub>2</sub>O<sub>3</sub> chip and directly from the Schottky junction simultaneously. Despite the low  $k_T$  of Ga<sub>2</sub>O<sub>3</sub>, the double-side-cooled Ga<sub>2</sub>O<sub>3</sub> chip showed a high surge current capability over 60 A.




Fig. 1. Schematic of the  $\text{Ga}_2\text{O}_3$  SBDs with (a) bottom-side-cooling package and (b) double-side-cooling flip-chip package. (c) Photograph of a double-side-cooled SBD. (d) Circuit diagram and (e) photograph of the surge current test board. Forward  $I$ - $V$  characteristics of the packaged  $\text{Ga}_2\text{O}_3$  SBDs at 33–153 °C in the (f) linear region and (g) subthreshold region. [inset of (f)] temperature-dependence of the differential  $R_{\text{on}}$  and the power law fitting.

The electrothermal dynamics in the packaged  $\text{Ga}_2\text{O}_3$  SBDs were also studied using mixed-mode technology computer-aided design (TCAD) simulations.

## II. DEVICE FABRICATION, PACKAGING, AND TEST SETUP

As shown in Fig. 1(a) and (b), the  $\text{Ga}_2\text{O}_3$  wafer consists of a 10- $\mu\text{m}$  Si-doped n- $\text{Ga}_2\text{O}_3$  epitaxial drift layer (net donor concentration  $\sim 2 \times 10^{16} \text{ cm}^{-3}$ ) grown on a 2-inch  $n^+$ - $\text{Ga}_2\text{O}_3$  (001) substrate ( $\text{Sn}: 1.3 \times 10^{19} \text{ cm}^{-3}$ ). The substrate was thinned down to a thickness of 500  $\mu\text{m}$ . The device fabrication is similar to those reported in [3] and [16]. A Ti/Au (30/150 nm) Ohmic contact was formed as the cathode. 1- $\mu\text{m}$ -thick  $\text{SiO}_2$  was deposited as the field-plate (FP) dielectrics, followed by a wet etch to produce a  $\sim 15^\circ$  FP bevel angle. A Ni/Au stack was deposited as the Schottky and FP metals. 100-nm Ti and 200-nm Ag were deposited on both sides as the contact layer for the device packaging that followed. The processed  $\text{Ga}_2\text{O}_3$  wafer was cut into  $4.5 \times 4.5 \text{ mm}^2$  chips before device packaging, and the Schottky contact area on each chip is  $3 \times 3 \text{ mm}^2$ .

A nanosilver paste from NBE Technologies was used for the die attach by a pressureless sintering process in air [17], [18]. The sintered-silver joint has a high melting temperature of 960 °C and a high thermal conductivity over  $1 \text{ Wcm}^{-1}\text{K}^{-1}$ . A laser-cut mask was used to stencil-print a 50- $\mu\text{m}$  thick nanosilver paste on bonding pads with minimal lateral seepage. The sintering profile was: from room temperature to 250 °C at a ramp rate of 6 °C/min and held at 250 °C for 30 min, followed by air cool to room temperature. For the bottom-side-cooled package, the cathode of the  $\text{Ga}_2\text{O}_3$  chip was sintered on a 1-mm thick Ag plate, and wire bonds were attached on the top anode. For the double-side-cooled package, each terminal of the  $\text{Ga}_2\text{O}_3$  chip was sintered on a 1-mm thick Ag plate. The packaged chips were then soldered on an alumina direct-bond-copper (DBC) substrate and electrically connected through two leads to a curve tracer and a surge current test board. Fig. 1(c) shows a double-side-cooled- $\text{Ga}_2\text{O}_3$  package ready for test.

It should be noted that the cooling structure in this work is discussed in the context of a 10-ms transient instead of the steady state. The thickness of Ag plate (1 mm) is designed to ensure that the heat diffusion is confined in the plate during the 10-ms transient (validated in the simulation in Section III, see Fig. 3). The bottom solder and DBC in both packages as well as the top wire bond in the double-side package do not contribute to the heat dissipation during the 10-ms transient.

Fig. 1(d) and (e) shows the surge-current test circuit and the prototype, respectively. The test circuit is similar to the one reported in [15]. A 10-ms-wide half-sinusoidal current waveform was produced by a resonance circuit (a 2.2-mH inductor and a 4.7-mF capacitor). SiC MOSFETs were used as the control switches. The peak surge current ( $I_{\text{peak}}$ ) was stepped up by increasing the power supply voltage ( $V_{\text{DC}}$ ). The device voltage was monitored by a differential probe, and the current was sensed by a 0.1- $\Omega$  coaxial current shunt (SSDN series). After each single-pulse surge-current test, the device was measured on the curve tracer to identify any possible degradation. The failure criterion is that either the device directly fails in the surge current test or it shows considerable degradation in the post-surge  $I$ - $V$  characterizations.

## III. EXPERIMENTAL RESULTS AND PHYSICAL ANALYSIS

Fig. 1(f) and (g) shows the temperature-dependent  $I$ - $V$  curves of the packaged large-area  $\text{Ga}_2\text{O}_3$  SBDs in the linear region and the subthreshold region, respectively. The  $I$ - $V$  characteristics of the SBDs in both packages are almost identical. The current ON/OFF ratio is  $\sim 10^9$  at 33 °C and maintains  $\sim 10^7$  at 153 °C, suggesting the good thermal stability of the Schottky contact. The turn-ON voltage is  $\sim 0.85 \text{ V}$  at 33 °C and decreases to  $\sim 0.65 \text{ V}$  at 153 °C. The current reaches 13 A ( $144 \text{ A/cm}^2$ ) at a forward voltage of 2 V. The temperature dependence of differential on-resistance ( $R_{\text{on}}$ ) can be fitted by a power law with a temperature coefficient ( $\alpha$ ) of 0.73. This  $\alpha$  is much smaller than the one reported for SiC SBDs (2.95 [19]), suggesting the superior thermal stability of  $\text{Ga}_2\text{O}_3$  SBDs. This could be attributed to the small temperature dependence of mobility in  $\text{Ga}_2\text{O}_3$  [12] and the increased donor ionization at high temperatures [16].




Fig. 2. Current/voltage waveforms of the (a) bottom-side-cooled and (b) double-side-cooled  $\text{Ga}_2\text{O}_3$  SBDs in the surge current tests.  $I$ - $V$  loops of the (c) double-side-cooled and (d) bottom-side-cooled devices. (e) Transfer characteristics in the subthreshold region after each surge current test. Simulation model calibration for the (f) surge  $I$ - $V$  loops and (g) static  $I$ - $V$  characteristics. (h) Simulated junction temperature in the surge current tests for bottom-side-cooled and double-side-cooled  $\text{Ga}_2\text{O}_3$  SBDs.

The breakdown voltage (BV) of the fabricated  $\text{Ga}_2\text{O}_3$  SBDs was measured to be  $\sim 700$  V, similar to the one reported in [16] using a similar edge termination, regardless of the packaging structures. Note that the BV is limited by the edge termination and has not reached the material limit. If suitable termination were used, e.g., the one reported in [3] that produces an average junction field of 3.4 MV/cm, the BV of the chip used in this work could reach 1600 V.

Fig. 2(a) and (b) show the current/voltage waveforms in a set of surge current tests with increased  $I_{\text{peak}}$  for the  $\text{Ga}_2\text{O}_3$  SBDs with both package structures. The  $\text{Ga}_2\text{O}_3$  SBD with the bottom-side-cooling package was found to fail in the surge test with an  $I_{\text{peak}}$  of 39 A. The failure  $I_{\text{peak}}$  is much higher (70 A) in the double-side-cooled SBD. Fig. 2(c) and (d) show the surge  $I$ - $V$  loops of the SBDs with both types of packages. Both  $I$ - $V$  loops are clockwise, due to the increased  $R_{\text{on}}$  at higher  $T_j$ , and the loop area is correlated to the  $R_{\text{on}}$  (and  $T_j$ ) increase in the surge test. With a similar  $I_{\text{peak}}$  (e.g., 30 A), the loop area of the double-side-cooled SBD is smaller than that of the bottom-side-cooled SBD, suggesting a smaller  $T_j$  increase. In addition, the last safe-withstand  $I$ - $V$  loop of the double-side-cooled  $\text{Ga}_2\text{O}_3$  SBD ( $I_{\text{peak}} \sim 68$  A) shows a larger area than that of the bottom-side-cooled




Fig. 3. Simulated heat flux contour in the (a) entire packaged device and (b) device junction region, and simulated temperature distributions in the (c) entire device and (d) junction region, in a double-side-cooled  $\text{Ga}_2\text{O}_3$  SBD at the peak  $T_j$  transient in the surge current test with 68 A  $T_{\text{peak}}$ . Simulated (e) heat flux contour and (f) temperature contour in the junction region of the bottom-side-cooled  $\text{Ga}_2\text{O}_3$  SBD at the peak  $T_j$  transient in the surge current test with 37.5 A  $T_{\text{peak}}$ . The dimensions of the simulated device structures are identical to the experimental prototypes shown in Fig. 1. The junction region zooms in the 70- $\mu\text{m}$ -thick region near the anode junction.

SBD ( $I_{\text{peak}} \sim 37.5$  A), implying that the double-side-cooled SBD can sustain a higher  $T_j$ .

Fig. 2(e) shows the transfer characteristics of the double-side-cooled SBD after each surge test with increased  $I_{\text{peak}}$ . Almost no device degradation is shown with  $I_{\text{peak}}$  up to 60 A. At 68 A  $I_{\text{peak}}$ , higher leakage current is present, suggesting the degradation in the Schottky contact.

To understand the electrothermal dynamics within the device structure, mixed-mode electrothermal TCAD simulations were performed in Silvaco Atlas, which solves the self-consistent electrothermal device models [20] in a circuit arrangement consistent with that shown in Fig. 1(d). The implementations of mixed-mode TCAD simulations are similar to the ones in our prior reports [21]–[23]. The dimensions of the  $\text{Ga}_2\text{O}_3$  device and package structures in the simulation are identical to the ones in experimental prototypes. Temperature-dependent  $k_T$ , heat capacity, and electron mobility models were employed for  $\text{Ga}_2\text{O}_3$  and nanosilver (Table I). A good agreement between the simulation and experiment was achieved in static  $I$ - $V$  curves and the surge  $I$ - $V$  loops [see Fig. 2(f) and (g)].

Fig. 2(h) shows the simulated  $T_j$  evolution at the Schottky contact region of the two types of SBDs in the surge current

TABLE I  
KEY MODELS IN THE ELECTROTHERMAL SIMULATION

Parameter	Models and key parameters
Ga <sub>2</sub> O <sub>3</sub> electron mobility (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )	Klaassen's Unified Low-Field Mobility Model mumaxn.kla = 120 (drift region) /30 (substrate)
Ga <sub>2</sub> O <sub>3</sub> <i>k<sub>T</sub></i> (Wcm <sup>-1</sup> K <sup>-1</sup> )	$k(T_L) = 0.1 \times (T_L/300)^{-0.95}$ ( <i>T<sub>L</sub></i> : lattice temp.)
Ga <sub>2</sub> O <sub>3</sub> heat capacity (JK <sup>-1</sup> )	$C(T_L) = 0.2038 + 0.00174 \times T_L - 1.459 \times 10^{-6} \times T_L^2$
Nano-Ag <i>k<sub>T</sub></i> (Wcm <sup>-1</sup> K <sup>-1</sup> )	$k(T_L) = 1 \times (T_L/300)^{-0.14}$
Nano-Ag thermal contact resistance	0.087 K·cm <sup>2</sup> /W
Thermal boundary condition	0.2 W/(cm <sup>2</sup> ·K) heat transfer coefficients at the exterior top/bottom surfaces

tests. In the test with a similar  $I_{\text{peak}}$ , the simulation validates a lower peak  $T_j$  in the double-side-cooled SBD. The simulated  $T_j$  reaches the peak value at the transient  $t \approx 6$  ms, agreeing with the failure transients shown in Figs. 2(a) and (b). The simulation also verifies a smaller  $T_j$  in the bottom-side-cooled SBD at its critical  $I_{\text{peak}}$  ( $\sim 37.5$  A) as compared to the one in the double-side-cooled SBD (critical  $I_{\text{peak}} \sim 68$  A).

Fig. 3(a)–(d) shows the simulated distributions of heat flux and temperatures in the double-side-cooled SBD at the peak  $T_j$  transient in the surge current test with  $I_{\text{peak}} \sim 68$  A. Fig. 3(a) and (c) shows the simulated contours in the entire device structure, while Fig. 3(b) and (d) shows the junction region. Fig. 3(e) and (f) shows the simulated heat flux and temperature contours in the bottom-side-cooled SBD at the peak  $T_j$  transient in the surge current test with  $I_{\text{peak}} \sim 37.5$  A. The heat flux distribution in the double-side-cooled SBD reveals that most heat is dissipated directly from the Schottky junction instead of through the Ga<sub>2</sub>O<sub>3</sub> die. This explains the lower  $T_j$  in the double-side-cooled SBD as compared to that in the bottom-side-cooled SBD at a similar  $I_{\text{peak}}$ . As shown in Fig. 3(c) and (d), the simulated peak temperature is located within the Ga<sub>2</sub>O<sub>3</sub> drift layer in the double-side-cooled SBD. In contrast, as shown in Fig. 3(f), the peak temperature is located at the Schottky junction in the bottom-side-cooled SBD. The double-side-cooling package moves the peak temperature from the Schottky contact region into the robust bulk Ga<sub>2</sub>O<sub>3</sub>, which allows the device to sustain a higher  $T_j$  before degradation of the Schottky contact.

Additionally, as shown in Fig. 3(d) and (f), the temperature distribution at the Schottky junction region is much less uniform in the bottom-side-cooled SBD compared to that in the double-side-cooled SBD. This temperature nonuniformity could be exacerbated by the wire bonding on top of the anode in the bottom-side-cooled SBD, which often induces local current crowding and thermal runaway. This explains the lower  $T_j$  that bottom-side-cooled SBDs can sustain as compared to the one that double-side-cooled SBDs can. This mechanism is supported by the observation of burning traces near the wire bonds in the failed bottom-side-cooled SBDs.

#### IV. BENCHMARK, DISCUSSION AND CONCLUSION

An important device ruggedness metric for practical power applications is the ratio between the maximum  $I_{\text{peak}}$  in 10-ms

TABLE II  
COMPARISON OF THE SURGE CURRENT CAPABILITY OF SiC AND Ga<sub>2</sub>O<sub>3</sub> SCHOTTKY BARRIER DIODES

Device	Rated Current (A)	Max Surge Current (A)	Max surge current over rated current
SiC SBD (CSD01060A)	4	20.3	5.1
SiC SBD (CSD02060A)	8	26.9	3.36
SiC SBD (CSD03060A)	11	31.8	2.89
Bottom-side-cooled Ga <sub>2</sub> O <sub>3</sub> SBD	6.2	37.5	6.05
Double-side-cooled Ga <sub>2</sub> O <sub>3</sub> SBD	9.2	68	7.4

surge current tests and the rated current. The rated currents of the bottom-side-cooled and double-side-cooled Ga<sub>2</sub>O<sub>3</sub> SBDs were determined by the calibrated static electrothermal simulations when the  $T_j$  reaches 150 °C, being 6.2 A for the bottom-side-cooled device and 9.2 A for the double-side-cooled device. For comparison, several commercial SiC SBDs with similar ratings (600-V voltage rating and 4–11 A current ratings) were tested in the same surge current test setup to identify their maximum surge currents. As shown in Table II, despite the low  $k_T$  of Ga<sub>2</sub>O<sub>3</sub> (1/20 of SiC), the fabricated Ga<sub>2</sub>O<sub>3</sub> SBDs, particularly the ones with double-side-cooling package, show comparable, or even superior surge current capabilities as compared to the similarly rated commercial SiC SBDs.

Commercial SiC SBDs usually have bipolar p-n junctions that enhance the device ruggedness. Without p-type doping in Ga<sub>2</sub>O<sub>3</sub>, the superior surge current capabilities of Ga<sub>2</sub>O<sub>3</sub> SBDs can be attributed to two mechanisms. First, the inherently smaller  $\alpha$  in Ga<sub>2</sub>O<sub>3</sub> devices allows for a small conduction loss increase with increased  $T_j$  and less risks for thermal runaway. Second, the double-side-cooling package obviates the heat extraction via the low- $k_T$  Ga<sub>2</sub>O<sub>3</sub> chip and moves the peak temperature from the Schottky contact into the bulk Ga<sub>2</sub>O<sub>3</sub>.

To further understand the design space of the surge current capabilities of Ga<sub>2</sub>O<sub>3</sub> devices, two additional die-level thermal management approaches were considered. Thinning of the Ga<sub>2</sub>O<sub>3</sub> substrate, and bonding Ga<sub>2</sub>O<sub>3</sub> device layers to a SiC wafer [24]. Using the calibrated simulation models, Fig. 4 shows the simulated peak  $T_j$  as a function of surge  $I_{\text{peak}}$  for the different Ga<sub>2</sub>O<sub>3</sub> device structures. A similarly rated SiC SBD with identical substrate thickness was also simulated as a reference. In Ga<sub>2</sub>O<sub>3</sub> devices, the substrate thinning provides little improvement in the surge current capabilities when compared to the use of junction cooling, since most of the heat is directly extracted from the junction. Whereas, if high- $k_T$  SiC substrate is used in Ga<sub>2</sub>O<sub>3</sub> devices, the heat extraction through the bulk chip can be improved significantly. Hence, the surge current capabilities can be further improved in the double-side-cooled Ga<sub>2</sub>O<sub>3</sub>-on-SiC device as compared to the bottom-side-cooled one. Finally, the simulation predicts that the Ga<sub>2</sub>O<sub>3</sub> SBDs on SiC substrate can provide significantly superior surge current capability when compared to the similarly rated SiC SBDs, as the Ga<sub>2</sub>O<sub>3</sub>-on-SiC SBD combines the inherently smaller  $\alpha$  in Ga<sub>2</sub>O<sub>3</sub> devices and the high  $k_T$  of SiC substrate.




Fig. 4. Simulated max junction temperature as a function of peak surge current in 10-ms surge tests for the double-side-cooled and bottom-side-cooled  $\text{Ga}_2\text{O}_3$  SBDs on the 0.5-mm-thick  $\text{Ga}_2\text{O}_3$  substrate, 0.1-mm-thick  $\text{Ga}_2\text{O}_3$  substrate, and 0.5-mm-thick SiC substrate. A thermal boundary resistance of  $0.01 \text{ K}/(\text{W}\cdot\text{cm}^2)$  was set at the  $\text{Ga}_2\text{O}_3/\text{SiC}$  bonding interface. Identical electrical conductivity was set for  $\text{Ga}_2\text{O}_3$  and SiC substrates. The simulated SiC SBD has a 0.5-mm-thick substrate and a bottom-side-cooled package. Caughey-Thomas model was used for the SiC electron mobility.

In summary, this letter presents the first experimental demonstration of large-area vertical  $\text{Ga}_2\text{O}_3$  SBDs with different die-level cooling packages, and for the first time, reports the surge current capabilities of these packaged  $\text{Ga}_2\text{O}_3$  devices. Despite the low  $k_T$  of  $\text{Ga}_2\text{O}_3$ ,  $\text{Ga}_2\text{O}_3$  SBDs packaged in a double-side-cooling scheme show comparable or even superior surge current capabilities when compared to SiC SBDs. These results remove the key concerns regarding the electrothermal ruggedness of  $\text{Ga}_2\text{O}_3$  devices and demonstrate the significance of die-level thermal management for  $\text{Ga}_2\text{O}_3$  electronics.

#### ACKNOWLEDGEMENT

The authors would like to thank the technical support and collaboration with Silvaco Inc., for device TCAD simulations.

#### REFERENCES

- [1] S. J. Pearton *et al.*, "A review of  $\text{Ga}_2\text{O}_3$  materials, processing, and devices," *Appl. Phys. Rev.*, vol. 5, no. 1, Jan. 2018, Art. no. 011301.
- [2] M. Higashiwaki and G. H. Jessen, "Guest Editorial: The dawn of gallium oxide microelectronics," *Appl. Phys. Lett.*, vol. 112, no. 6, Feb. 2018, Art. no. 060401.
- [3] N. Allen *et al.*, "Vertical  $\text{Ga}_2\text{O}_3$  Schottky barrier diodes with small-angle beveled field plates: A Baliga's figure-of-merit of  $0.6 \text{ GW}/\text{cm}^2$ ," *IEEE Electron. Device Lett.*, vol. 40, no. 9, pp. 1399–1402, Sep. 2019.
- [4] W. Li, K. Nomoto, Z. Hu, D. Jena, and H. G. Xing, "Field-plated  $\text{Ga}_2\text{O}_3$  trench Schottky barrier diodes with a  $BV^2/R_{\text{on,sp}}$  of up to  $0.95 \text{ GW}/\text{cm}^2$ ," *IEEE Electron. Device Lett.*, vol. 41, no. 1, pp. 107–110, Jan. 2020.
- [5] Y. Zhang and T. Palacios, "(Ultra)wide-bandgap vertical power FinFETs," *IEEE Trans. Electron. Devices*, vol. 67, no. 10, pp. 3960–3971, Oct. 2020.
- [6] W. Li, K. Nomoto, Z. Hu, T. Nakamura, D. Jena, and H. G. Xing, "Single and multi-fin normally-off  $\text{Ga}_2\text{O}_3$  vertical transistors with a breakdown voltage over 2.6 kV," in *Proc. IEEE Int. Electron. Devices Meeting*, San Francisco, CA, USA, Dec. 2019, pp. 12.4.1–12.4.4.
- [7] M. Ji *et al.*, "Demonstration of large-size vertical  $\text{Ga}_2\text{O}_3$  schottky barrier diodes," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 41–44, Jan. 2021.
- [8] J. Yang *et al.*, "Vertical geometry 33.2 A, 4.8 MW  $\text{cm}^2$   $\text{Ga}_2\text{O}_3$  field-plated Schottky rectifier arrays," *Appl. Phys. Lett.*, vol. 114, no. 23, Jun. 2019, Art. no. 232106.
- [9] P. Paret *et al.*, "Thermal and thermomechanical modeling to design a gallium oxide power electronics package," in *Proc. IEEE 6th Workshop Wide Bandgap Power Devices Appl.*, Oct. 2018, pp. 287–294.
- [10] B. K. Mahajan, Y.-P. Chen, J. Noh, P. D. Ye, and M. A. Alam, "Electrothermal performance limit of  $\beta\text{-Ga}_2\text{O}_3$  field-effect transistors," *Appl. Phys. Lett.*, vol. 115, no. 17, Oct. 2019, Art. no. 173508.
- [11] C. Yuan *et al.*, "Modeling and analysis for thermal management in gallium oxide field-effect transistors," *J. Appl. Phys.*, vol. 127, no. 15, Apr. 2020, Art. no. 154502.
- [12] C. Buttay, H.-Y. Wong, B. Wang, M. Xiao, C. DiMarino, and Y. Zhang, "Surge current capability of ultra-wide-bandgap  $\text{Ga}_2\text{O}_3$  Schottky diodes," *Microelectron. Rel.*, vol. 114, Nov. 2020, Art. no. 113743.
- [13] "Silicon rectifier diodes," Jecdec, Arlington, VI, USA, Accessed Jun. 05, 2020, [Online]. Available: <https://www.jedec.org/standards-documents/docs/jesd-282b01>
- [14] B. Heinze, J. Lutz, M. Neumeister, R. Rupp, and M. Holz, "Surge current ruggedness of silicon carbide Schottky- and merged-PiN-Schottky diodes," in *Proc. 20th Int. Symp. Power Semicond. Devices IC's*, May 2008, pp. 245–248.
- [15] J. Wu, N. Ren, H. Wang, and K. Sheng, "1.2-kV 4H-SiC merged PiN schottky diode with improved surge current capability," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1496–1504, Sep. 2019.
- [16] B. Wang *et al.*, "High-voltage vertical  $\text{Ga}_2\text{O}_3$  power rectifiers operational at high temperatures up to 600 K," *Appl. Phys. Lett.*, vol. 115, no. 26, Dec. 2019, Art. no. 263503.
- [17] T. Wang, X. Chen, G.-Q. Lu, and G.-Y. Lei, "Low-Temperature sintering with nano-silver paste in die-attached interconnection," *J. Electron. Materials*, vol. 36, no. 10, pp. 1333–1340, Oct. 2007.
- [18] J. N. Calata, T. G. Lei, and G.-Q. Lu, "Sintered nanosilver paste for high-temperature power semiconductor device attachment," *Int. J. Mater. Prod. Technol.*, vol. 34, no. 1/2, pp. 95–110, Jan. 2009.
- [19] C. Buttay, C. Raynaud, H. Morel, G. Civrac, M.-L. Locatelli, and F. Morel, "Thermal stability of silicon carbide power diodes," *IEEE Trans. Electron. Devices*, vol. 59, no. 3, pp. 761–769, Mar. 2012.
- [20] Y. Zhang *et al.*, "Electrothermal simulation and thermal performance study of GaN vertical and lateral power transistors," *IEEE Trans. Electron. Devices*, vol. 60, no. 7, pp. 2224–2230, Jul. 2013.
- [21] M. Xiao, R. Zhang, D. Dong, H. Wang, and Y. Zhang, "Design and simulation of GaN superjunction transistors with 2-DEG channels and fin channels," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 7, no. 3, pp. 1475–1484, Sep. 2019.
- [22] H. Wang, M. Xiao, K. Sheng, T. Palacios, and Y. Zhang, "Switching performance analysis of vertical GaN finfets: Impact of inter-fin designs," *IEEE J. Emerg. Sel. Top. Power Electron.*, to be published, doi: 10.1109/JESTPE.2020.2980445.
- [23] R. Zhang, J. P. Kozak, M. Xiao, J. Liu, and Y. Zhang, "Surge-energy and overvoltage ruggedness of P-Gate GaN HEMTs," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13409–13419, Dec. 2020.
- [24] W. Xu *et al.*, "First demonstration of waferscale heterogeneous integration of  $\text{Ga}_2\text{O}_3$  MOSFETs on SiC and si substrates by ion-cutting process," in *Proc. IEEE Int. Electron. Devices Meeting.*, Dec. 2019, pp. 12.5.1–12.5.4.