

A Bidirectional DC–DC Converter With High Voltage Conversion Ratio and Zero Ripple Current for Battery Energy Storage System

Zhishuang Wang¹, Ping Wang¹, *Member, IEEE*, Bo Li¹, Xiaochen Ma¹, and Peng Wang², *Fellow, IEEE*

Abstract—In this article, a novel bidirectional dc–dc converter (BDC) consisting of an active switched-inductor (A-SL) cell, a zero current ripple cell and an auxiliary capacitor cell is proposed for the battery energy storage system. The proposed BDC integrates with the advantages of high voltage conversion ratio, low power switch voltage stresses, zero ripple current on the low voltage side (LVS), and constant potential difference between the grounds of LVS and high voltage side. Thanks to the use of synchronous rectification technology, the efficiency of the proposed BDC is increased. The operating principles, the characteristics analysis and the parameter design of the proposed BDC are given. In addition, to show the merits of the proposed BDC, a comparison study involves the proposed converter and other BDCs is demonstrated. Finally, some experimental results obtained using a 1000 W prototype are presented to valid the effectiveness of the proposed BDC. 96.43% and 96.67% maximum conversion efficiencies can be achieved in the step-up and step-down modes, respectively.

Index Terms—Battery energy storage system (BESS), bidirectional dc–dc converter, high voltage conversion ratio, low voltage stress, zero ripple current.

I. INTRODUCTION

BATTERY energy storage system (BESS) with characters of robustness and high energy density has been widely used in renewable power generation, microgrids, electric and hybrid vehicles, and uninterrupted power supplies [1], [2]. It serves as an energy buffer (storage energy or release energy) to transfer bidirectional power flow with the dc bus. In the BESS, the paralleled battery cell structures are mainly used to improve the system reliability and avoid charge imbalance phenomenon [3]. However, due to the paralleled connection of the battery cells, the low output voltage of the BESS (24–48 V)

results in a voltage-level mismatch between the BESS and the dc bus (200–400 V). To overcome this issue, a bidirectional dc–dc converter (BDC) with high voltage conversion ratio is required to link the BESS with the dc bus [4].

BDCs are divided into isolated and nonisolated topologies. For isolated dc–dc converters, a high frequency (HF) transformer realizes the two stage dc–ac–dc power conversion, accompanied by galvanic isolation between low voltage side (LVS) and high voltage side (HVS). The nonisolated dc–dc converters are superior to isolated topologies in simple structure and control strategy when the galvanic isolation is not necessary [5].

Due to the simple structure and low cost, the conventional nonisolated buck/boost BDC has been widely applied. However, its highest achievable voltage conversion ratio is limited by existence of the circuit parasitic parameters and extreme duty-cycle. Besides, its high power switch voltage stresses also prevent it from high voltage applications. To fill this gap, many improved nonisolated BDCs have been proposed in the last decades [6]–[17].

The boost voltage conversion techniques adopted by these BDCs mainly include multilevel technique [6]–[8], cascaded technique [9], voltage multiplier [10], coupled-inductor [11]–[14], switched-inductor and switched-capacitor [15]–[17]. The multilevel technique is an effective solution to improve the voltage conversion ratio. Meanwhile, it also suppresses the voltage stresses on power switches [6]. Unfortunately, such technique introduces a large quantity of power switches and the voltage balance issue on these power switches significantly increase the difficulties of the controller design [7], [8]. Although the cascaded structure provides the BDC a high conversion ratio [9], the high voltage stresses on power switches still remain to be solved. In addition, the multistage energy conversion exists in the cascaded structure degrades the converter efficiency. A dc–dc converter with voltage multiplier cells, which possesses high voltage conversion ratio and low voltage stresses, has been proposed in [10]. However, the high voltage conversion ratio only can be achieved with a large amount of voltage multiplier cells, which results in the converter a low power density and high cost. The coupled-inductor techniques have been adopted in several topologies [11]–[14]. The high conversion ratio is achieved by adjusting the turn ratio of the magnetic coupling components. However, the unavoidable leakage inductance issue leads to voltage spikes on power switches [11]. Hence, additional

Manuscript received September 15, 2020; revised November 25, 2020; accepted December 22, 2020. Date of publication December 29, 2020; date of current version March 5, 2021. This work was supported by the Natural Science Foundation of China under Grant 51977145. Recommended for publication by Associate Editor D. Maksimovic. (*Corresponding author: Ping Wang.*)

Zhishuang Wang, Ping Wang, Bo Li, and Xiaochen Ma are with the School of Electrical and Information Engineering, Tianjin University, Tianjin 300072, China (e-mail: ezswang@163.com; pingw@tju.edu.cn; libo_tjdx@tju.edu.cn; maxiaochen95@163.com).

Peng Wang is with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798, Singapore (e-mail: epwang@ntu.edu.sg).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPEL.2020.3048043>.

Digital Object Identifier 10.1109/TPEL.2020.3048043

snubber circuit is required to recycle the energy stored in leakage inductance [12]. Two kinds of basic switched-inductor structures have been presented in [15]. Owing to its unique energy transfer rule, a high voltage conversion ratio is obtained. In addition, a higher voltage conversion ratio and lower power switch voltage stresses can be achieved by inserting extra switched-capacitor cells. However, the HF pulsewidth modulation (HF PWM) potential difference between the grounds of their LVS and HVS may result in severe electromagnetic interference (EMI) problem [16], [17]. Besides the pros and cons of the aforementioned BDCs, one of their common drawbacks is the large ripple current on the LVS. Since the BESS is very sensitive to the LVS current ripple, where the large LVS current ripple reduces the service life of the BESS, the design of the BDCs using the ripple current limit techniques is required [18].

Interleaved structure is one of the effective methods to reduce the large LVS current ripple [19]. However, to achieve current ripple cancelation, the converter duty-cycle must strictly satisfy certain fixed proportion with the number of the interleaving phase. Another useful LVS current ripple suppresser is the ripple injection circuit. It can be categorized as active type and passive type. The former has been proposed in [20]. An additional ripple mirror circuit is used to counteract the original current ripple on the LVS. Whereas, in order to realize zero current ripple, the converter has to operate with fixed duty-cycle, which limits the achievable voltage conversion ratio. The latter perfectly removes the current ripple by constructing the injected passive ripple current in [21]. However, the zero current ripple is obtained at the expense of circuit complexity and cost. In [22] and [23], an LVS ripple cancellation network (RCN) has been integrated to eliminate the current ripple. The networks mainly consist of coupled inductors and LC circuits. Although the RCN can effectively eliminate the current ripple, the complicated parameter design process is not desired. Recently, current ripple suppressor using a simple LC filter structure has been proposed in [24], [25]. Its simple structure, which only includes an inductor and a capacitor, makes it attractive in industrial applications. In addition, once the parameters of the LC filter are selected, the performance on the current ripple eliminate is irrelevant to neither the converter duty-cycle nor other circuit parameters. Such feature provides the LC filter current ripple suppressor a wide range of operation conditions and makes it suitable for various BESS applications.

In this article, a novel nonisolated bidirectional dc-dc converter for the BESS is proposed. This BDC has following main characters:

- 1) high conversion ratio without extreme duty-cycle;
- 2) zero ripple current on the LVS;
- 3) low voltage stresses on power switches;
- 4) constant potential difference between the grounds of its LVS and HVS.

The rest of this article is organized as follows. Topology of the proposed converter is demonstrated in Section II. Section III presents the operating principles and analyses of the proposed converter. Characteristics of the proposed converter are given in Section IV. The experimental results and corresponding analysis are described in Section V. Finally, Section VI concludes this article.




Fig. 1. Configuration of the basic bidirectional A-SL based converter.




Fig. 2. Configuration of the proposed converter.

II. TOPOLOGY OF THE PROPOSED CONVERTER

A basic bidirectional active switched-inductor (A-SL) based converter [15], [26] is demonstrated in Fig. 1, where the Q_i ($i = 1, 2, 3$) represents the power switch. The U_{low} denotes the voltage of the LVS, which is connected to a BESS, while the U_{high} stands for the voltage at the HVS, which is connected to the dc bus of a microgrid. After Q_1 and Q_2 are simultaneously turned ON and Q_3 is turned OFF, the inductors L_1 and L_2 are charged/discharged in parallel. Then, both Q_1 and Q_2 are turned OFF and only Q_3 is conducting, L_1 and L_2 are discharged/charged in series. Owing to the parallel and series connections of the inductors, a higher voltage conversion ratio can be achieved compared with the conventional bidirectional two-level buck-boost converter [15]. However, the aforementioned A-SL based converter suffers from some drawbacks. Several key drawbacks are listed as follows.

- 1) The high LVS current ripple degrades the service life of the BESS.
- 2) The switch Q_3 endures a very high voltage stress which is greater than U_{high} (the voltage on HVS).
- 3) An inductor links the negative pole of the LVS and HVS, which introduces HF harmonics in both U_{low} and U_{high} .

In order to overcome the above drawbacks, an improved bidirectional converter is proposed in this section. The schematic of the proposed converter is shown in Fig. 2. This topology is composed of three main parts, i.e., the A-SL cell (inductors L_1 and L_2 , power switches Q_1 , Q_2 , and Q_3 , and capacitor C_1), the zero current ripple cell (L and C_2) and the auxiliary capacitor cell (Q_5 and C_3). The power switch Q_4 is used to connect the A-SL cell and the zero current ripple cell. C_{low} and C_{high} denote the filter capacitors on the LVS and HVS, respectively. In addition,




Fig. 3. Gate signals in the step-up mode.

i_{low} and i_{high} stand for the currents pass the terminals of LVS and HVS, respectively. U_{Qi} ($i = 1, 2, 3, 4, 5$) represents the voltage stress of Q_i . U_{Ci} is the voltage stress of C_i ($i = 1, 2, 3$). The currents pass L , L_1 , and L_2 are indicated by i_L , i_{L1} , and i_{L2} , respectively. It is worth noting that $i_L = i_{low}$.

Thanks to the zero current ripple cell, the current ripple on the LVS can be effectively eliminated. The auxiliary capacitor cell connects the negative poles of the U_{high} and U_{low} , which significantly reduces the voltage HF harmonics compared with the basic A-SL based converter. In addition, the combination of the three parts also provides the converter a higher voltage conversion ratio and lower voltage stresses on all power switches.

III. OPERATING PRINCIPLES AND ANALYSES OF THE PROPOSED CONVERTER

The proposed converter is able to operate in two modes, namely step-up mode and step-down mode, to realize bidirectional power flow between the LVS and the HVS. The operating principles of the proposed converter in the continuous conduction mode (CCM) are analyzed in this section.

To simplify the analysis, the following reasonable assumptions have been made.

Assumption 1: All the components are considered ideal and the components parasitic parameters are ignored.

Assumption 2: All capacitors are large enough to avoid the voltage ripple.

A. Step-Up Mode

In the step-up operating mode, the power flow is transmitted from LVS to HVS. Q_1 and Q_2 work as main power switches, while Q_3 , Q_4 , and Q_5 are treated as the slave power switches. Here, the main power switch indicates the switch, where the current flows through the MOSFET part when it is turned ON; the slave power switch indicates the switch where the antiparallel diode part provides the current flow path. To further reduce the conduction loss and improve the efficiency, the synchronous rectification technology is applied to the slave power switches. As results, the current will flows the MOSFET part of the slave power switches instead of the antiparalleled diode.

The corresponding gate signals S_1 – S_5 for Q_1 – Q_5 are shown in Fig. 3, respectively. The d_{boost} represents the duty-cycle of S_1 and S_2 , and T_s indicates one switching period. It can be found





Fig. 4. Current flow paths of the proposed converter in the step-up mode. (a) State I. (b) State II.

that the dead-time t_d is adopted on Q_3 , Q_4 , and Q_5 to avoid the short circuit issues caused by power switches. In addition, thanks to the introduction of the dead-time, the antiparallel diodes of Q_3 – Q_5 are conducted during the period of t_d , which leads to zero-voltage-switching (ZVS) on the MOSFET of Q_3 – Q_5 after the dead-zone, and, hence, significantly reduces the switching losses.

In addition, there are two switching states in step-up mode, whose current flow paths of the proposed converter are depicted in Fig. 4. The typical waveforms of the converter are presented in Fig. 5.

State I: As shown in Fig. 4(a), Q_1 and Q_2 are forward turned ON; Q_4 is reversely turned ON while Q_3 and Q_5 are turned OFF. Under such switch configuration, L_1 and L_2 are charged by BESS (U_{low}). Meanwhile, due to the existence of slight voltage difference between C_1 and C_2 , C_1 releases energy to C_2 through Q_2 and Q_4 . In addition, C_{high} is charged by U_{low} , L , C_2 , and C_3 . And it also feeds the load. It is worth mentioning that, in practice, the possible current spike caused by the energy transfer between C_1 and C_2 can be suppressed by the circuit equivalent series resistances (ESRs).

State II: The current flow paths in state II are demonstrated in Fig. 4(b). Q_3 and Q_5 are reversely turned ON, and all other switches are turned OFF. The U_{low} , L , L_1 , and L_2 are connected in series to feed energy to C_1 . And L_2 also charges C_3 . Besides, C_{high} is charged by U_{low} , the zero current ripple cell, and C_3 together. Similarly, the load is fed by C_{high} .

B. Step-Down Mode

In step-down mode, the proposed converter transfers energy from HVS to LVS. In this operating mode, Q_3 , Q_4 , and Q_5




Fig. 5. Typical waveforms of the proposed converter in the step-up mode.




Fig. 7. Current flow paths of the proposed converter in the step-down mode. (a) State I. (b) State II.




Fig. 6. Gate signals in the step-down mode.

serve as the main power switches. The gate signals of Q_3 and Q_5 share the same duty-cycle d_{buck} , and Q_4 is complementary to Q_3 and Q_5 . Besides, synchronous rectification technology are adopted on the slave switches Q_1 and Q_2 . Fig. 6 demonstrates the S_1 – S_5 , the corresponding converter current flow paths are shown in Fig. 7, and Fig. 8 presents the typical waveforms in step-down mode.

State I: The current flow paths in this state are illustrated in Fig. 7(a). Q_3 and Q_5 are forward turned ON and others are turned OFF. C_1 transfers energy to L_1 , L_2 , and C_{low} . Meanwhile, L_2 is magnetized by C_3 . In addition, dc bus (U_{high}) delivers energy to C_{low} through L , C_2 , and C_3 . And the load power is provided by C_{low} .

State II: It can be seen from Fig. 7(b), Q_4 is forward turned ON, and Q_1 and Q_2 are reversely turned ON. In contrast, Q_3 and Q_5 are turned OFF. In this mode, C_{low} is charged by L_1 and L_2 in parallel, and C_2 charges C_1 . Besides, U_{high} transfers energy to C_2 , C_3 , and C_{low} . Similarly, the load is fed by C_{low} .

C. Averaged Reduced-Order Model

To design the controller for the proposed BDC, a corresponding averaged state-space converter model is necessary.




Fig. 8. Typical waveforms of the proposed converter in the step-down mode.

Considering the feature of zero current ripple on the inductor L and using the converter operational principle given above, the reduced-order models for the proposed BDC operating in the step-up model and the step-down mode are derived as (1) and (2), respectively. Note that, for the purpose of achieving an accurate model, the ESRs of the middle capacitors, i.e. C_1 , C_2 , and C_3 , are taken into account in the modeling process.

It is worth noting that, in both (1) and (2), i_{L1} and i_{L2} represent the averaged currents pass inductors L_1 and L_2 , respectively;

u_{C1} , u_{C2} , u_{C3} , u_{high} , and u_{low} denote the averaged voltages across the capacitors C_1 , C_2 , C_3 , C_{high} , and C_{low} , respectively; $d_{\text{boost}}(d_{\text{buck}}) \in (0, 1)$ are the duty cycle for the step-up mode (the step-down mode); $r_{\text{ESR}} = 0.05 \Omega$ is the equivalent resistance of the capacitors C_1 , C_2 , and C_3 . In addition, $i_{C_{i\text{-SI/SII}}}$ ($i \in \{1, 2, 3\}$) indicates the averaged current passes capacitor at State I or State II in step-up mode or step-down mode, respectively.

Remark: Since u_{low} and u_{high} are the input voltage of the converter operating in the step-up mode and the step-down mode, respectively, it is reasonable to assume $u_{\text{low}} = U_{\text{low}}$ in (1) and $u_{\text{high}} = U_{\text{high}}$ in (2), where U_{low} and U_{high} are constant.

IV. CHARACTERISTICS OF THE PROPOSED CONVERTER

A. Zero Ripple Current on LVS

By using Fig. 2 and the Kirchhoff's Voltage Law (KVL), the following relationship can be obtained:

$$u_L = U_{\text{low}} + u_{C2} + u_{C3} - U_{\text{high}} \quad (3)$$

where u_L , u_{C2} , and u_{C3} represent the dynamic voltages of L , C_2 , and C_3 , respectively.

Averaging (3) over one switching period yields

$$U_L = U_{\text{low}} + U_{C2} + U_{C3} - U_{\text{high}} \quad (4)$$

where U_L , U_{C2} , and U_{C3} are the averaging voltages of L , C_2 , and C_3 over one switching period, respectively.

According to the voltage-second balance principle, it can be obtained that

$$U_L = 0. \quad (5)$$

Substituting (5) into (4) results in

$$U_{\text{high}} = U_{\text{low}} + U_{C2} + U_{C3}. \quad (6)$$

Based on the Assumption 2, the voltage ripples on C_2 and C_3 can be ignored. Hence, $u_{C2} \approx U_{C2}$ and $u_{C3} \approx U_{C3}$ are achieved. Substituting $u_{C2} \approx U_{C2}$, $u_{C3} \approx U_{C3}$ and (6) into (3) yields

$$u_L \approx 0. \quad (7)$$

Therefore, the current ripple of i_L can be derived as follows:

$$\frac{di_L}{dt} = \frac{u_L}{L} \approx 0. \quad (8)$$

Since $i_{\text{low}} = i_L$, the zero current ripple on the LVS can be realized and the value of L is not related to the current ripple

$$\left\{ \begin{array}{l} L_1 \frac{di_{L1}}{dt} = dU_{\text{low}} + (1 - d_{\text{boost}})(u_{\text{high}} - u_{C1} - u_{C2} - i_{L1}r_{\text{ESR}} - i_{C2\text{-SII}}r_{\text{ESR}}) \\ L_2 \frac{di_{L2}}{dt} = dU_{\text{low}} + (1 - d_{\text{boost}})(-u_{C3} - i_{C3\text{-SII}}r_{\text{ESR}}) \\ C_1 \frac{du_{C1}}{dt} = di_{C1\text{-SI}} + (1 - d_{\text{boost}})i_{L1} \\ C_2 \frac{du_{C2}}{dt} = di_{C2\text{-SI}} + (1 - d_{\text{boost}})i_{C2\text{-SII}} \\ C_3 \frac{du_{C3}}{dt} = d(i_{C1\text{-SI}} + i_{C2\text{-SI}}) + (1 - d)(-i_{L1} + i_{L2} + i_{C2\text{-SII}}) \\ C_{\text{high}} \frac{du_{\text{high}}}{dt} = -\frac{u_{\text{high}}}{R} - d_{\text{boost}}(i_{C1\text{-SI}} + i_{C2\text{-SI}}) + (1 - d_{\text{boost}})i_{C2\text{-SII}} \end{array} \right.$$

$$\text{where } \left\{ \begin{array}{l} i_{C1\text{-SI}} = (u_{\text{high}} + u_{C2} - 2u_{C1} - u_{C3} - U_{\text{low}})/3r_{\text{ESR}} \\ i_{C2\text{-SI}} = (u_{\text{high}} + u_{C1} - 2u_{C2} - u_{C3} - U_{\text{low}})/3r_{\text{ESR}} \\ i_{C2\text{-SII}} = [(i_{L1} - i_{L2})r_{\text{ESR}} + u_{\text{high}} - u_{C2} - u_{C3} - U_{\text{low}}]/2r_{\text{ESR}} \\ i_{C3\text{-SII}} = [(i_{L2} - i_{L1})r_{\text{ESR}} + u_{\text{high}} - u_{C2} - u_{C3} - U_{\text{low}}]/2r_{\text{ESR}} \end{array} \right. \quad (1)$$

$$\left\{ \begin{array}{l} L_1 \frac{di_{L1}}{dt} = d_{\text{buck}}(u_{C1} + u_{C2} - U_{\text{high}} - i_{L1}r_{\text{ESR}} + i_{C2\text{-SI}}r_{\text{ESR}}) - (1 - d_{\text{buck}})u_{\text{low}} \\ L_2 \frac{di_{L2}}{dt} = d_{\text{buck}}(u_{C3} + i_{C3\text{-SI}}r_{\text{ESR}}) - (1 - d_{\text{buck}})u_{\text{low}} \\ C_1 \frac{du_{C1}}{dt} = -d_{\text{buck}}i_{L1} + (1 - d)i_{C1\text{-SII}} \\ C_2 \frac{du_{C2}}{dt} = d_{\text{buck}}i_{C2\text{-SI}} + (1 - d)i_{C2\text{-SII}} \\ C_3 \frac{du_{C3}}{dt} = d_{\text{buck}}(i_{L1} - i_{L2} + i_{C2\text{-SI}}) + (1 - d_{\text{buck}})(i_{C1\text{-SII}} + i_{C2\text{-SII}}) \\ C_{\text{high}} \frac{du_{\text{high}}}{dt} = -\frac{u_{\text{high}}}{R} + i_{L1} + di_{C2\text{-SI}} + (1 - d_{\text{buck}})(i_{L2} + i_{C1\text{-SII}} + i_{C2\text{-SII}}) \end{array} \right.$$

$$\text{where } \left\{ \begin{array}{l} i_{C2\text{-SI}} = [(i_{L2} - i_{L1})r_{\text{ESR}} + U_{\text{high}} - u_{C2} - u_{C3} - u_{\text{low}}]/2r_{\text{ESR}} \\ i_{C3\text{-SI}} = [(i_{L1} - i_{L2})r_{\text{ESR}} + U_{\text{high}} - u_{C2} - u_{C3} - u_{\text{low}}]/2r_{\text{ESR}} \\ i_{C1\text{-SII}} = (U_{\text{high}} + u_{C2} - 2u_{C1} - u_{C3} - u_{\text{low}})/3r_{\text{ESR}} \\ i_{C2\text{-SII}} = (U_{\text{high}} + u_{C1} - 2u_{C2} - u_{C3} - u_{\text{low}})/3r_{\text{ESR}} \end{array} \right. \quad (2)$$

of i_{low} . Consequently, a small L can be selected to achieve high power density and low cost. It is also worth mentioning that, the merit of zero current ripple on LVS will not be deteriorated by neither the converter duty-cycle changing nor circuit parameter uncertainties.

B. Analysis of Voltage Conversion Ratio

1) *Step-Up Mode*: According to Fig. 4 and (6), following equations can be obtained from the voltage-second balance principle on L_1 and L_2 as:

$$\begin{cases} U_{low} \times d_{boost} + (U_{low} - U_{C1} + U_{C3}) \times (1 - d_{boost}) = 0 \\ U_{low} \times d_{boost} - U_{C3} \times (1 - d_{boost}) = 0. \end{cases} \quad (9)$$

As shown in Fig. 4(a), the turn-ON of Q_2 and Q_4 results in the paralleled C_1 and C_2 , and, hence

$$U_{C1} = U_{C2}. \quad (10)$$

Considering (6), (9), and (10), following relationships can be obtained:

$$\begin{cases} U_{C1} = U_{C2} = \frac{1+d_{boost}}{1-d_{boost}} U_{low} \\ U_{C3} = \frac{d_{boost}}{1-d_{boost}} U_{low} \\ U_{high} = \frac{2+d_{boost}}{1-d_{boost}} U_{low}. \end{cases} \quad (11)$$

Based on (11), the step-up mode voltage conversion ratio M_{boost} can be derived as

$$M_{boost} = \frac{U_{high}}{U_{low}} = \frac{2 + d_{boost}}{1 - d_{boost}}. \quad (12)$$

2) *Step-Down Mode*: Similarly, using Fig. 7 and the voltage-second balance principle yields

$$\begin{cases} (U_{low} - U_{C1} + U_{C3}) \times d_{buck} + U_{low} \times (1 - d_{buck}) = 0 \\ -U_{C3} \times d_{buck} + U_{low} \times (1 - d_{buck}) = 0 \\ U_{C1} = U_{C2} \\ U_{low} = U_{high} - U_{C2} - U_{C3}. \end{cases} \quad (13)$$

Therefore, the voltage across each capacitor can be calculated as

$$\begin{cases} U_{C1} = U_{C2} = \frac{2-d_{buck}}{3-d_{buck}} U_{high} \\ U_{C3} = \frac{1-d_{buck}}{3-d_{buck}} U_{high} \\ U_{low} = \frac{d_{buck}}{3-d_{buck}} U_{high}. \end{cases} \quad (14)$$

According to (14), the step-down mode voltage conversion ratio M_{buck} can be easily obtained as

$$M_{buck} = \frac{U_{low}}{U_{high}} = \frac{d_{buck}}{3 - d_{buck}}. \quad (15)$$

Equations (12) and (15) imply that the available voltage conversion ratio of the proposed converter is much wider than the traditional bidirectional two-level buck-boost converter. Specifically, in the step-up mode, it is within the range of 2.75~14 for $0.2 < d_{boost} < 0.8$, and, in the step-down mode, it is in the range of 0.07~0.36 for $0.2 < d_{buck} < 0.8$.

C. Analysis of Voltage Stresses on Power Switches

1) *Step-Up Mode*: By applying the KVL on the circuit given in Fig. 4, the voltage stresses of all power switches in step-up mode can be derived as follows:

$$\begin{cases} U_{Q1} = U_{Q4} = \frac{U_{C2} + U_{low}}{2} = \frac{1}{2+d_{boost}} U_{high} \\ U_{Q2} = U_{Q5} = U_{C3} + U_{low} = \frac{1}{2+d_{boost}} U_{high} \\ U_{Q3} = U_{C1} + U_{low} = \frac{2}{2+d_{boost}} U_{high}. \end{cases} \quad (16)$$

2) *Step-Down Mode*: Similarly, according to Fig. 7, the voltage stresses of all power switches in step-down mode can be obtained as follows:

$$\begin{cases} U_{Q1} = U_{Q4} = \frac{U_{C2} + U_{low}}{2} = \frac{1}{3-d_{buck}} U_{high} \\ U_{Q2} = U_{Q5} = U_{C3} + U_{low} = \frac{1}{3-d_{buck}} U_{high} \\ U_{Q3} = U_{C1} + U_{low} = \frac{2}{3-d_{buck}} U_{high}. \end{cases} \quad (17)$$

It can be seen from (16) and (17) that the voltage stresses of all power switches are lower than U_{high} . In detail, the voltage stresses of most power switches, i.e., Q_1 , Q_2 , Q_4 , and Q_5 , are less than $U_{high}/2$. Hence, the power switches with low voltage rating and small ON-state resistance can be selected to achieve a higher conversion efficiency.

D. Analysis of Current Stresses on Power Switches

1) *Step-Up Mode*: According to Fig. 4, the currents pass C_1 , C_2 , C_3 , and C_{high} in each operation state are derived as

$$\begin{cases} i_{C1} = \begin{cases} I_{C1_SI} \\ I_{C1_SII} = I_{L1} \end{cases} \\ i_{C2} = \begin{cases} I_{C2_SI} = I_{L2} - I_{C1_SI} - I_L + I_{L1} \\ I_{C2_SII} = I_{L1} - I_L \end{cases} \\ i_{C3} = \begin{cases} I_{C3_SI} = I_{L2} + I_{L1} - I_L \\ I_{C3_SII} = I_{L2} - I_L \end{cases} \\ i_{C_{high}} = \begin{cases} I_{C_{high_SI}} = I_L - I_{L2} - I_{L1} - I_{high} \\ I_{C_{high_SII}} = I_L - I_{L1} - I_{high}. \end{cases} \end{cases} \quad (18)$$

where I_{L1} and I_{L2} are the averaged value of i_{L1} and i_{L2} , respectively; I_{Ci_SI} ($i = 1, 2, 3$, and high) indicates the averaged value of i_{Ci} on state I, while I_{Ci_SII} ($i = 1, 2, 3$, and high) implies the averaged value of i_{Ci} on state II.

By using the ampere-second balance principle on the capacitors C_1 , C_2 , C_3 , and C_{high} , i.e.

$$\langle i_{Ci} \rangle_{ave} = [I_{Ci_SI} d_{boost} T_s + I_{Ci_SII} (1 - d_{boost}) T_s] / T_s = 0$$

the averaged current of the inductors can be derived as

$$\begin{cases} I_L = I_{low} = \frac{2+d_{boost}}{1-d_{boost}} I_{high} \\ I_{L1} = \frac{1}{2+d_{boost}} I_L = \frac{1}{1-d_{boost}} I_{high} \\ I_{L2} = 2I_{L1} = \frac{2}{1-d_{boost}} I_{high} \end{cases} \quad (19)$$

Substituting (19) into (18) yields

$$i_{C1} = \begin{cases} I_{C1_SI} = \frac{-1}{d_{boost}} I_{high} \\ i_{C1_SII} = \frac{1}{1-d_{boost}} I_{high} \end{cases} \quad (20)$$

$$i_{C2} = \begin{cases} i_{C2_SI} = \frac{1+d_{boost}}{d_{boost}} I_{high} \\ i_{C2_SII} = \frac{1-d_{boost}}{1-d_{boost}} I_{high} \end{cases}$$

$$i_{C3} = \begin{cases} i_{C3_SI} = I_{high} \\ i_{C3_SII} = \frac{-d_{boost}}{1-d_{boost}} I_{high} \end{cases}$$

$$i_{Chigh} = \begin{cases} i_{Chigh_SI} = -2I_{high} \\ i_{Chigh_SII} = \frac{2d_{boost}}{1-d_{boost}} I_{high} \end{cases}$$

Next, the current stresses of the power switches in the step-up mode will be derived. It is worth noting that, since each power switch is only turned ON in one operation state, in this article, the current stress of a power switch is defined as the averaged current passes the power switch when it is turned ON. Similar definition of the current stress of the power switch has also been used in several previous work [16], [27] and [28]. Using the Kirchhoff's current law (KCL) to analyze the topology given in Fig. 4, the current stresses of the power switches can be obtained as

$$\begin{cases} I_{Q1} = I_{L1} = \frac{1}{1-d_{boost}} I_{high} \\ I_{Q2} = I_{L2} - I_{C1_SI} = \frac{1+d_{boost}}{(1-d_{boost})d_{boost}} I_{high} \\ I_{Q3} = I_{L1} = \frac{1}{1-d_{boost}} I_{high} \\ I_{Q4} = -I_{C1_SI} = \frac{1}{d_{boost}} I_{high} \\ I_{Q5} = I_{L2} - I_{L1} = \frac{1}{1-d_{boost}} I_{high} \end{cases} \quad (21)$$

2) *Step-Down Mode*: Similarly, using the same procedure to derive the current stress of the power switches based on Fig. 7, the averaged inductor currents and the corresponding current stresses of power switches in the step-down mode can, respectively, be given as follows:

$$\begin{cases} I_L = I_{low} \\ I_{L1} = \frac{1}{3-d_{buck}} I_{low} \\ I_{L2} = \frac{2}{3-d_{buck}} I_{low} \end{cases} \quad (22)$$

$$\begin{cases} I_{Q1} = I_{L1} = \frac{1}{d_{buck}} I_{high} \\ I_{Q2} = I_{L2} + I_{C1_SII} = \frac{(2-d_{buck})}{(1-d_{buck})d_{buck}} I_{high} \\ I_{Q3} = I_{L1} = \frac{1}{d_{buck}} I_{high} \\ I_{Q4} = I_{C1_SII} = \frac{1}{(1-d_{buck})} I_{high} \\ I_{Q5} = I_{L2} - I_{L1} = \frac{1}{d_{buck}} I_{high} \end{cases} \quad (23)$$

E. Comparisons Study

In order to show the merits of the proposed converter, a comparison study involves the proposed BDC and other existing BDCs is carried out in this section. As shown in Table I, although the basic bidirectional A-SL based converter employs fewest components to achieve high voltage conversion ratio, one of the power switch withstands high voltage stress (greater than U_{high}). In addition, the existence of HF PWM potential difference between the grounds of converter's LVS and HVS may cause EMI issue, and the large LVS current ripple is another

drawback. To further improve the voltage conversion ratio, the converter based on A-SL and switched-capacitor structure have been presented in [16]. However, similar with the aforementioned A-SL based converter, this converter also suffers from the issues of large LVS current ripple and HF PWM potential difference. Besides, the low components voltage stress merit is only available within limited converter operation conditions. Specifically, once $d_{boost} < 1/3$ ($d_{buck} > 2/3$), the voltage stresses of two power switches are higher than U_{high} . Although the converter reported in [17] exhibits the merits of higher conversion ratio and reduced voltage stresses, large current ripple on LVS and the existence of HF PWM potential difference between converter grounds significantly limit its practical application. For the sake of achieving high voltage conversion ratio, low voltage stresses and constant potential difference between the grounds of the BDC's LVS and HVS simultaneously, a hybrid switched-capacitor/switched-quasi-Z-source BDC has been proposed in [27]. However, the small LVS current ripple only can be obtained with a quite large inductor, which sacrifices the power density and converter efficiency. The converter has been presented in [28] adopts an interleaved technique to smooth the current ripple on its LVS. However, the low LVS current ripple is sensitive to the number of interleave phases and the duty-cycle of the converter. In addition, its achievable voltage conversion ratio is narrower than that of the converters reported in [16], [17], and [27]. A hybrid BDC with the quadratic gain has been proposed in [29]. Although the reported BDC possesses a high conversion ratio and a common ground, high voltage stresses on the power switches and the large current ripple on the LVS make it unattractive in terms of the BESS application. In [30], a three-level BDC has been proposed. The features of low LVS current ripple and the common ground make it attractive. However, the voltage gain of the three-level BDC is not desired. In addition, the unbalance charging/discharging issue on the fly capacitor complicates the controller design.

According to the analysis in previous sections, compared with the aforementioned BDCs, the proposed converter possesses the lowest LVS current ripple (almost zero) with relatively low power switch stresses. In addition, it also avoids the HF PWM potential difference issue existing in the bidirectional A-SL based converter and the converters reported [16], [17].

Next, to clearly show the voltage conversion ratios of each converter, the phase diagram of voltage conversion ratio versus duty-cycle is shown in Fig. 9. It can be seen that, although the proposed BDC achieves aforementioned merits, its voltage conversion ratio is not compromised. Specifically, it shows the same voltage conversion ratio as the state-of-the-art converter reported in [27].

The total energy stored in capacitors (E_C) and that stored in inductors (E_L) are commonly used as a measure of weight and cost on passive components [31], and the total active switch stress (S_Q) is widely used to define the economic costs/losses of power switches [16]. Hence, to fairly compare the cost/size of different solutions, comparison studies involve the energy on the capacitors/inductors and the active switch stress on the power switches of the BDC topologies given in Table I are carried out.

TABLE I
COMPARISON WITH OTHER BIDIRECTIONAL CONVERTERS

Converter	Components count	Voltage conversion ratio		V_{Grounds}	Voltage stress on power switches ($M = U_{\text{high}}/U_{\text{low}}$)	Current ripple on LVS
		Step-up mode	Step-down mode			
Bidirectional A-SL based converter	2 inductors 2 capacitors 3 power switches	$\frac{1 + d_{\text{boost}}}{1 - d_{\text{boost}}}$	$\frac{d_{\text{buck}}}{2 - d_{\text{buck}}}$	HF PWM voltage	$\frac{(1 + M)U_{\text{high}}}{2M}$ & $\frac{(1 + M)U_{\text{high}}}{M}$	Large
Converter in [16]	3 inductors 4 capacitors 4 power switches	$\frac{1 + 3d_{\text{boost}}}{1 - d_{\text{boost}}}$	$\frac{d_{\text{buck}}}{4 - 3d_{\text{buck}}}$	HF PWM voltage	$\frac{(3 + M)U_{\text{high}}}{4M}$ & $\frac{(3 + M)U_{\text{high}}}{2M}$	Large
Converter in [17]	2 inductors 4 capacitors 5 power switches	$\frac{3 + d_{\text{boost}}}{1 - d_{\text{boost}}}$	$\frac{d_{\text{buck}}}{4 - d_{\text{buck}}}$	HF PWM voltage	$\frac{(1 + M)U_{\text{high}}}{4M}$ & $\frac{(1 + M)U_{\text{high}}}{2M}$	Large
Converter in [27]	2 inductors 6 capacitors 5 power switches	$\frac{2 + d_{\text{boost}}}{1 - d_{\text{boost}}}$	$\frac{d_{\text{buck}}}{3 - d_{\text{buck}}}$	Constant voltage	$\frac{(1 + M)U_{\text{high}}}{3M}$	Medium
Converter in [28]	2 inductors 4 capacitors 5 power switches	$\frac{2}{1 - d_{\text{boost}}}$	$\frac{d_{\text{buck}}}{2}$	Constant voltage	$\frac{U_{\text{high}}}{2}$	Low
Converter in [29]	2 inductors 3 capacitors 4 power switches	$\frac{1}{(1 - d_{\text{boost}})^2}$	d_{buck}^2	0V	U_{high} & $\frac{U_{\text{high}}}{\sqrt{M}}$ & $\frac{(\sqrt{M} + 1)U_{\text{high}}}{\sqrt{M}}$	Large
Converter in [30]	1 inductors 3 capacitors 4 power switches	$\frac{1}{1 - d_{\text{boost}}}$	d_{buck}	0V	$\frac{U_{\text{high}}}{2}$	Low
Proposed converter	3 inductors 5 capacitors 5 power switches	$\frac{2 + d_{\text{boost}}}{1 - d_{\text{boost}}}$	$\frac{d_{\text{buck}}}{3 - d_{\text{buck}}}$	Constant voltage	$\frac{(1 + M)U_{\text{high}}}{3M}$ & $\frac{2(1 + M)U_{\text{high}}}{3M}$	Zero

Based on [32], the expression of E_C for a converter can be obtained as

$$E_C = \sum \frac{C_i U_{C_i}^2}{2} = \sum \frac{U_{C_i}}{2} \left(\frac{dT_s I_{C_i}}{r_{uC_i}} \right) \quad (24)$$

where d is the duty-cycle of the converter; T_s indicates the switching period; I_{C_i} is the current passes the capacitor C_i during dT_s , and U_{C_i} represent the voltage across capacitor C_i ; and r_{uC_i} denotes the voltage ripple rates of U_{C_i} .

Similarly, the inductor energy E_L can be expressed as

$$E_L = \sum \frac{L_i I_{L_i}^2}{2} = \sum \frac{I_{L_i}}{2} \left(\frac{dT_s U_{L_i}}{r_{iL_i}} \right) \quad (25)$$

where U_{L_i} stands for the voltage across the L_i during dT_s , I_{L_i} implies the inductor current of L_i , and the r_{iL_i} is the current ripple rate of I_{L_i} .


In addition, the total active switch stress of the power switches S_Q can be expressed as follows:

$$S_Q = \sum U_{Q_i} I_{Q_i} \quad (26)$$


where U_{Q_i} and I_{Q_i} represent, respectively, the voltage stress and current stress of the power switch Q_i .

To fairly obtain the comparison results, the calculations of E_C , E_L , and S_Q for different topologies are carried out using the same system operation condition. Specifically, all the converters operate with the same power level ($P_n = 1$ kW), the same switching frequency ($f_s = 50$ kHz), the same voltage conversion ratio ($M = U_{\text{high}}/U_{\text{low}}$), the same permit voltage ripple rates r_{uC_i} (10% for capacitor on LVS or HVS, and 20% for the middle capacitors), and the same permit current ripple rate r_{iL_i} (25% for the inductor on LVS or HVS, and 100% for the middle inductors).

Using (24)–(26) and the above assumption, the corresponding E_C , E_L , and S_Q of different converter topologies listed in Table I are calculated. To clearly show the comparison results, E_C and E_L of each converter are normalized by dividing those of the proposed converter, i.e., $E_C^* = E_C/E_{C,\text{proposed}}$ and $E_L^* = E_L/E_{L,\text{proposed}}$. The plots of E_C^* and E_L^* of each converter against the conversion rate M are shown in Figs. 10 and 11, respectively. In addition, the phase-portrait of S_Q against M is shown in Fig. 12.



(a)



(b)

Fig. 9. Comparisons of the voltage conversion ratio against duty-cycle. (a) Step-up mode. (b) Step-down mode.




Fig. 10. Normalized total energy stored in capacitors against different M .

Considering all above analyzed, regarding to the proposed BDC, the feature of small inductor size compensates the drawback of large capacitor size, which let the proposed BDC hold a good performance/size compared to the other BDCs listed in Table I. In addition, the proposed BDC also show low total active




Fig. 11. Normalized total energy stored in inductors against M .




Fig. 12. Total active switch stress of power switches (S_Q) against M .

power stress among the BDCs listed in Table I, which makes it more attractive.

Therefore, the features of zero LVS current ripple, low power switch voltage stresses, constant potential difference between the grounds of LVS and HVS and good voltage conversion ratio make the proposed BDC become a promising solution to interface the BESS and dc bus.

F. Efficiency Analysis

The total power loss P_{loss} of the proposed converter can be expressed as

$$P_{\text{loss}} = P_{\text{QC}} + P_{\text{QS}} + P_{\text{Cu}} + P_{\text{Fe}} + P_{\text{C}} \quad (27)$$

where P_{QC} stands for the conduction losses of power switches; P_{QS} represents the switching losses of power switches; P_{Cu} and P_{Fe} imply the copper losses and core losses of inductors, respectively; the capacitor losses are represented by P_{C} .

The conduction loss P_{QC} and the switching loss P_{QS} are caused by the operation of power switches. The expressions of

them are listed in (28) and (29), respectively.

$$P_{QC} = \sum_{i=1}^5 I_{QiRMS}^2 R_{Qi} \quad (28)$$

$$P_{QS} = \begin{cases} \frac{1}{2} \sum_{i=1}^2 [V_{Qi} I_{Qi} f_s (t_{rise} + t_{fall})], & \text{step-up mode} \\ \frac{1}{2} \sum_{i=3}^5 [V_{Qi} I_{Qi} f_s (t_{rise} + t_{fall})], & \text{step-down mode} \end{cases} \quad (29)$$

where I_{QiRMS} represents the rms current of the power switch Q_i ; V_{Qi} denotes the reversed voltage on Q_i when it is fully turned OFF; I_{Qi} is the current flows through Q_i when the power switch is fully turned ON; t_{rise} and t_{fall} , respectively, indicate the rise time and fall time of Q_i , and f_s implies the switching frequency.

It is worth mentioning that, due to the employment of synchronous rectification on slave power switches, Q_3 – Q_5 are soft switching in the step-up mode while Q_1 – Q_2 are soft switching in the step-down mode. Considering the switching losses of the soft switched power switches are negligible, only the switching losses of their hard switching counterparts are calculated.

Next, the inductors (L , L_1 , and L_2) related power losses are discussed. The copper losses P_{Cu} are mainly generated by the ESRs R_{Li} of the inductors, and the core losses P_{Fe} are the magnetic losses caused by the inductor cores. The expressions of both losses are given as

$$P_{Cu} = I_{LRMS}^2 \times R_L + I_{L1RMS}^2 \times R_{L1} + I_{L2RMS}^2 \times R_{L2} \quad (30)$$

$$P_{Fe} = l_L A_L (a B_{acL}^b f_s^c) + l_{L1} A_{L1} (a B_{acL1}^b f_s^c) + l_{L2} A_{L2} (a B_{acL2}^b f_s^c) \quad (31)$$

where R_i ($i = L, L_1$ and L_2) represents the ESR of the inductor L_i ; $I_{iRMS} = \sqrt{I_i^2 + \frac{\Delta I_i^2}{12}}$ is the rms current of the inductor L_i ; $B_{aci} = \frac{l_i \times \Delta I_i}{2 N_i A_i}$ denotes the ac magnetic flux density of the inductor iron core, and ΔI_i represents the current ripple. N_i indicates the number of the turns; l_i and A_i stand for the lengths of the magnetic flux path and the cross sectional areas of the inductor iron core, respectively. In addition, a , b , and c are the coefficients determined by the core material.

The capacitor losses P_C are caused by ESRs of capacitors. It can be calculated by

$$P_C = \sum I_{CiRMS}^2 \times R_{Ci} \quad (32)$$

where R_{Ci} indicates the ESR of the capacitor C_i and I_{CiRMS} is the rms value of the current passes the capacitor.

G. Parameters Design of the Converter

1) *Design of Inductors*: The parameter design of inductors is determined by the rated inductor currents I_{L1} and I_{L2} , the rated HVS voltage U_{high} , the duty-cycle d_{boost} or d_{buck} , the switching frequency f_s , and allowable inductor current ripple rates r_{iL1} and r_{iL2} .

Using the ampere-second balance principle on capacitors yields

$$\begin{cases} I_{L1} = \frac{1}{1-d_{boost}} I_{high} = \frac{1}{3-d_{buck}} I_{low} \\ I_{L2} = \frac{2}{1-d_{boost}} I_{high} = \frac{2}{3-d_{buck}} I_{low}. \end{cases} \quad (33)$$

Therefore, the minimum allowable inductances for L_1 and L_2 in both step-up and step-down modes can be derived as

$$\begin{cases} L_1 \geq \frac{(1-d_{boost})^2 d_{boost} U_{high}}{(2+d_{boost}) I_{high} r_{L1} f_s} = \frac{d_{buck}^2 (1-d_{buck}) U_{high}}{(3-d_{buck}) I_{high} r_{L1} f_s} \\ L_2 \geq \frac{(1-d_{boost})^2 d_{boost} U_{high}}{2(2+d_{boost}) I_{high} r_{L2} f_s} = \frac{d_{buck}^2 (1-d_{buck}) U_{high}}{2(3-d_{buck}) I_{high} r_{L2} f_s} \end{cases} \quad (34)$$

It is worth noting that the maximums of r_{iL1} and r_{iL2} are 200%, which ensure the BDC operates in CCM.

According to the assumption proposed in the Section III and (6)–(7), ideally, the value of u_L equals zero. Thus, exact zero current ripple on L can be achieved, which implies that the inductance of L can be negligible small. However, in practice, the voltage ripples across the capacitors cannot be fully neglected. Consequently, the current ripple on L , i.e., Δi_L , is tightly related to the inductance of L . To achieve a desired Δi_L , the design criterion of L is given as follows.

According to [24], the flux linkage of L can be expressed as

$$\lambda = \frac{\Delta u_L}{2} \times \frac{T_s}{2} = 2L \Delta i_L \quad (35)$$

where Δu_L represents the ripples of u_L .

Rearranging (35), the inductance of L can be expressed as

$$L = \frac{\Delta u_L T_s}{8 \Delta i_L} \quad (36)$$

Then, considering the current ripple rate of L as r_{iL} ($r_{iL} < 2\%$ to achieve zero current ripple) and the averaged state-state current of L as I_L , (36) can be rewritten as

$$L = \frac{\Delta u_L T_s}{8 r_{iL} I_L} \quad (37)$$

2) *Design of Capacitors*: The key specifications determine the capacitors parameter design are the rated HVS current I_{high} , the capacitor rated voltages, the duty-cycle d_{boost} or d_{buck} , switching frequency f_s , and the permitted capacitor voltage ripple rates r_{uC1} , r_{uC2} , r_{uC3} , r_{uChigh} , and r_{uClow} .

By using (11) and (14), the minimum available capacitances for C_1 , C_2 , C_3 , C_{high} , and C_{low} in CCM can be easily derived as

$$\begin{cases} C_1 \geq \frac{(2+d_{boost}) I_{high}}{(1+d_{boost}) f_s r_{uC1} U_{high}} = \frac{(3-d_{buck}) I_{high}}{(2-d_{buck}) f_s r_{uC1} U_{high}} \\ C_2 \geq \frac{(2+d_{boost}) I_{high}}{f_s r_{uC2} U_{high}} = \frac{(3-d_{buck}) I_{high}}{f_s r_{uC2} U_{high}} \\ C_3 \geq \frac{(2+d_{boost}) I_{high}}{f_s r_{uC3} U_{high}} = \frac{(3-d_{buck}) I_{high}}{f_s r_{uC3} U_{high}} \\ C_{high} \geq \frac{2 d_{boost} I_{high}}{f_s r_{uChigh} U_{high}} = \frac{2(1-d_{buck}) I_{high}}{f_s r_{uChigh} U_{high}} \\ C_{low} \geq \frac{r_{iL} I_L}{8 r_{uClow} U_{low} f_s} = \frac{r_{iL} P_n}{8 r_{uClow} U_{low}^2 f_s}. \end{cases} \quad (38)$$

According to the engineering rule of thumb, the voltage ripple rates r_{uC1} , r_{uC2} , r_{uC3} , r_{uChigh} , and r_{uClow} should be within $\pm 0.5\%$ of their rated voltages.




Fig. 13. Experimental prototype of the proposed BDC.

3) *Design of Power Switches*: The voltage stresses and current stresses are the key specifications to select the power switches. The voltage stresses on power switches are given in (16) and (17), and the corresponding current stresses of i_L are listed in (21) and (23).

To ensure the safe operation of the power switches, the peak current of Q_1 – Q_5 should also be taken into consideration. The peak values of i_{Q1} – i_{Q5} are listed in (39) shown at the bottom of this page. The $i_{C1_SIpeak_up}$ indicates the peak value of i_{C1} at state I in the step-up mode, and $i_{C1_SIIpeak_down}$ represents the peak value of i_{C1} at state II in the step-down mode.

Based on (16), (17), (21), (23), and (39), the proper power switches (MOSFETs) can be selected.

V. EXPERIMENTAL RESULTS AND ANALYSES

To verify the previous theoretical analyses and the effectiveness of the proposed BDC, some experiments have been carried out. The 1-kW prototype of the proposed converter adopted in the experiments is shown in Fig. 13, and the used experimental circuit parameters are listed in Table II. All the circuit parameters selected follow the circuit parameter design guidelines are given in Section IV.

A. Experimental Results in the Step-Up Mode

Fig. 14 shows the key experimental waveforms of the proposed BDC in step-up mode, where the LVS voltage $U_{low} = 40$ V and $d_{boost} = 0.727$. In Fig. 14(a), the steady-state voltages

TABLE II
EXPERIMENTAL PARAMETERS

Parameters	Values
Rated power P_n	1000W
Filtering capacitor C_{low}	220 μ F
Filtering capacitor C_{high}	440 μ F
Switched capacitors C_1 – C_3	220 μ F
Inductor L	10 μ H
Inductor L_1	110 μ H
Inductor L_2	55 μ H
High side voltage U_{high}	400V
Low side voltage U_{low}	40–120V
Switching frequency f_s	50kHz
Power switches $Q_1/Q_2/Q_4/Q_5$	IXTH88N30P
Power switch Q_3	IXFX98N50P3

across the capacitors are illustrated. It can be easily obtained that $U_{C1} = U_{C2} = 254$ V, $U_{C3} = 106$ V, and $U_{high} = 400$ V, which are in aligned with (11) and (12). It is also worth noting that the constant U_{C3} implies the potential between the negative poles of LVS and HVS is with negligible HF ripples, which alleviates the EMI problem. The currents pass the inductors are shown in Fig. 14(b). The average values of i_{L1} , i_{L2} , and i_{low} are $I_{L1} = 9$ A, $I_{L2} = 18$ A, and $I_{low} = 25$ A, respectively, which verify the correctness of (33). It is also worth mentioning that the zero ripple of i_{low} verifies the zero LVS current ripple feature of the proposed BDC. The voltage stresses of Q_1 – Q_5 are demonstrated in Fig. 14(c) and (d). It can be seen that the voltage stresses of all the power switches ($U_{Q1} = U_{Q2} = U_{Q4} = U_{Q5} = 146$ V and $U_{Q3} = 292$ V) are lower than $U_{high} = 400$ V, and U_{Qi} ($i \in \{1, 2, 4, 5\}$) are even lower than $U_{high}/2$. In addition, the black circles indicate that both turn-ON ZVS and turn-OFF ZVS are realized on the slave power switches Q_3 , Q_4 , and Q_5 .

B. Experimental Results in the Step-Down Mode

The key waveforms of the proposed BDC operating in step-down mode are shown in Fig. 15. The used HVS voltage and the buck duty-cycle are $U_{high} = 400$ V and $d_{buck} = 0.283$, respectively. As seen from Fig. 15(a), the $U_{low} = 40$ V is achieved, which verifies (15) ($M_{buck} = 0.283/(3 - 0.283) = 0.1$). Again, $U_{C1} = U_{C2} = 254$ V and $U_{C3} = 106$ V valid the correctness of (14) and show the merit of constant LVS and HVS potential difference. The current waveforms of i_{L1} , i_{L2} , and i_{low} are illustrated in Fig. 15(b), which agree with (8) and (33). Fig. 15(c) and (d) shows the voltages across the power switches. It can be found that the voltage stresses of Q_1 , Q_2 ,

$$\begin{cases}
 I_{Q1peak} = I_{L1} + \frac{i_{L1}}{2} = \frac{1}{1-d_{boost}} I_{high} + \frac{U_{high} d_{boost} (1-d_{boost})}{2(2+d_{boost}) L_1 f_s} = \frac{1}{d_{buck}} I_{high} + \frac{U_{high} (1-d_{buck}) d_{buck}}{2(3-d_{buck}) L_1 f_s} \\
 I_{Q2peak} = I_{L2} + \frac{i_{L2}}{2} = \frac{2}{1-d_{boost}} I_{high} + \frac{U_{high} d_{boost} (1-d_{boost})}{2(2+d_{boost}) L_2 f_s} = \frac{2}{d_{buck}} I_{high} + \frac{U_{high} (1-d_{buck}) d_{buck}}{2(3-d_{buck}) L_2 f_s} \\
 I_{Q3peak} = I_{L1} + \frac{i_{L1}}{2} = \frac{1}{1-d_{boost}} I_{high} + \frac{U_{high} d_{boost} (1-d_{boost})}{2(2+d_{boost}) L_1 f_s} = \frac{1}{d_{buck}} I_{high} + \frac{U_{high} (1-d_{buck}) d_{buck}}{2(3-d_{buck}) L_1 f_s} \\
 I_{Q4peak} = i_{C1_SIpeak_up} = i_{C1_SIIpeak_down} \approx \frac{2}{d_{boost}} I_{high} = \frac{2}{(1-d_{buck})} I_{high} \\
 I_{Q5peak} = I_{L2} + \frac{i_{L2}}{2} - (I_{L1} + \frac{i_{L1}}{2}) = \frac{1}{1-d_{boost}} I_{high} + \frac{U_{high} d_{boost} (1-d_{boost})}{2(2+d_{boost}) L_2 f_s} - \frac{U_{high} d_{boost} (1-d_{boost})}{2(2+d_{boost}) L_1 f_s} \\
 = \frac{1}{d_{buck}} I_{high} + \frac{U_{high} (1-d_{buck}) d_{buck}}{2(3-d_{buck}) L_2 f_s} - \frac{U_{high} (1-d_{buck}) d_{buck}}{2(3-d_{buck}) L_1 f_s}
 \end{cases} \quad (39)$$




Fig. 14. Experimental waveforms in step-up mode. (a) U_{high} , U_{C1} , U_{C2} , and U_{C3} . (b) i_{low} , i_{L1} , and i_{L2} . (c) U_{Q1} , U_{Q2} , S_3 , and U_{Q3} . (d) S_4 , U_{Q4} , S_5 , and U_{Q5} .




Fig. 15. Experimental waveforms in step-down mode. (a) U_{high} , U_{C1} , U_{C2} , and U_{C3} . (b) i_{low} , i_{L1} , and i_{L2} . (c) U_{Q3} , U_{Q4} , and U_{Q5} . (d) S_1 , U_{Q1} , S_2 , and U_{Q2} .



Q_3 , Q_4 , and Q_5 are $U_{Q1} = 146 \text{ V}$, $U_{Q2} = 146 \text{ V}$, $U_{Q3} = 292 \text{ V}$, $U_{Q4} = 146 \text{ V}$, and $U_{Q5} = 146 \text{ V}$, respectively, which satisfy (17). In addition, in Fig. 15(d), the black circles highlight the ZVS switching features of Q_1 and Q_2 .

C. Dynamic Performance

To show the dynamic performance of the proposed BDC, two sets of experiments are carried out. In the experiments, the

classic Type-II controller is adopted to regulate the voltage at the HVS and that at LVS in step-up mode and step-down mode, respectively.

First, the design procedure of the controller for the proposed BDC operating in the step-up mode is briefly given out. Linearizing the reduced-order averaged model given in (1) around its equilibrium point and using the circuit parameters given in Table II, the Bode-plot of the transfer function between the output voltage u_{high} and the duty-cycle d_{boost} , i.e., $G_{\text{dvhigh}} =$

Fig. 16. Bode-plot of $G_{dvhigh} = \hat{u}_{high}/\hat{d}_{boost}$.Fig. 17. Bode-plot of $T_{OLV_boost}(s)$.

$\hat{u}_{high}/\hat{d}_{boost}$, can be obtained as Fig. 16. The variable with “hat” indicates the small-signal value of it. Based on Fig. 16 and using the well-known k factor method, the type-II controller G_{PIV_boost} is developed as

$$G_{PIV_boost}(s) = \frac{6.379(s + 62.62)}{s(s + 7647)}. \quad (40)$$



The corresponding Bode-plot of the open loop gain $T_{OLV_boost}(s) = G_{PIV_boost}G_{dvhigh}$ can be obtained are illustrated in Fig. 17. It can be found the 110 Hz crossover frequency and 45° phase margin of the open loop gain T_{OLV_boost} are obtained.

Similarly, using the averaged model given in (2) and following the controller design procedure shown above, a type-II voltage controller for the proposed BDC operating in the step-down mode is developed as


$$G_{PIV_buck}(s) = \frac{51.893(s + 1537)}{s(s + 4.014 \times 10^4)}. \quad (41)$$

The corresponding Bode-plot of the open loop gain $T_{OLV_buck}(s) = G_{PIV_buck}G_{dvlow}$ is shown in Fig. 18. It can be seen that the magnitude curve of T_{OLV_buck} cross zero at 1250 Hz and the phase margin of 45° is obtained.

Fig. 19 illustrates the HVS voltage of the BDC with linear changes of the LVS voltage. Specifically, in Fig. 19(a), the BDC operates in step-up mode. The LVS voltage (input voltage) gradually increases from 40 to 120 V and the HVS voltage

Fig. 18. Bode-plot of $T_{OLV_buck}(s)$.

(a)




(b)

Fig. 19. Dynamic performance of the BDC with wide voltage gain range. (a) Step-up mode. (b) Step-down mode.


(output voltage) is held at 400 V. In contrast, in Fig. 19(b), the BDC operates in step-down mode. The control reference smoothly reduces from 120 to 40 V with a fixed converter input voltage $U_{high} = 400$ V, and the output voltage U_{low} tightly tracks its reference. The results not only show the good voltage tracking ability of the regulated BDC system, but also imply that the proposed BDC possesses a wide voltage gain range. Fig. 20 shows the BDC output voltage in the presence of 500 to 1000 W output power change. In both the sub figures, the output voltages are barely affected by the output power jumps, which indicate that the regulated BDC system has good dynamic performance in the presence of load power sudden changes.

D. Converter Efficiency Analysis

Expect for the voltage gain range, voltage stress and dynamic performance, the conversion efficiency is another important



(a)



(b)

Fig. 20. Dynamic performance of the BDC in the presence of step load change. (a) Step-up mode. (b) Step-down mode.




Fig. 22. Efficiencies with different U_{low} in 1000 W rated power.

[see Fig. 21(a)], the total converter power losses are 55.65 W. Specifically, the conduction losses of Q_1-Q_5 (8.29 W), switching losses of Q_1 and Q_2 (20.57 W), core losses of inductors (5.48 W), copper losses of inductors (12.44 W), and capacitor losses (8.87 W) account for 14.90%, 36.96%, 9.85%, 22.35%, and 15.94%, respectively. Among the losses caused by the inductors, the core losses caused by L_1 and L_2 are 3.47W and 2.01 W, respectively, and the copper losses caused by L , L_1 , and L_2 are 3.19, 2.20, and 7.05 W, respectively. The theoretical loss distribution in the step-down mode is depicted in Fig. 21(b). The total losses are 52.81 W. In details, the conduction losses of Q_1-Q_5 (7.77 W), switching losses of Q_3 , Q_4 , and Q_5 (19.43 W), core losses of inductors (5.32 W), copper losses of inductors (11.74 W), and capacitor losses (8.55 W) account for 14.71%, 36.79%, 10.07%, 22.23%, and 16.20%, respectively. Looking into the inductor losses, it can be obtained that 3.37 and 1.95 W core losses are generated by L_1 and L_2 , respectively, and 3.13, 2.05, and 6.56 W copper losses are, respectively, caused by L , L_1 , and L_2 . It is worth mentioning that, thanks to the zero current ripple technique, the ripple of the current flows through the inductor L can be negligible. Therefore, the core loss caused by L can be reasonably ignored.

The experimental efficiencies are measured using the YOKO-GAWA WT3000 power analyzer. The corresponding efficiency curves for varying U_{low} (from 40 to 120 V), fixed $U_{high} = 400$ V and $P_n = 1000$ W are shown in Fig. 22. The efficiency curve for the step-up mode is in red while that for the step-down mode is plotted in blue. It can be seen that the experimental efficiency ranges from 91.12% (at $U_{low} = 40$ V) to 96.43% (at $U_{low} = 120$ V) in the step-up mode and 92.62% (at $U_{low} = 40$ V) to 96.67% (at $U_{high} = 120$ V) in the step-down mode. In addition, to show the difference between the calculated theoretical efficiency and the experimental efficiency, the converter theoretical efficiencies obtained using (27)–(32) are also given in Fig. 22. Noted that, as mentioned in the efficiency analysis part, the ideal rms currents are used to calculate the power losses of each component. However, in practice, to provide the same output power as the ideal case, higher input side currents are required. As results, the experimental efficiency is supposed to be lower than that obtained from the theoretical calculation as Fig. 22 shown. In addition, since a lower U_{low} results in a higher operation current level under the same output power, the




Fig. 21. Theoretical power loss distributions. (a) In the step-up mode. (b) In the step-down mode.

factor to evaluate a converter. In this section, the power losses analysis and measured experimental efficiencies are given out.

Fig. 21 shows the theoretical loss distribution for the experimental prototype under the operation condition of $U_{low} = 40$ V, $U_{high} = 400$ V, and $P_n = 1000$ W. In the step-up mode

differences between the experimental and theoretical efficiency decreases with the increase of the U_{low} .

VI. CONCLUSION

This article proposed a nonisolated BDC for the BESS. The converter operating principles, specifications and corresponding circuit parameter design are comprehensively reported. Owing to its high voltage conversion ratio, low components voltage stresses, and constant potential difference between the grounds of input/output ports, the proposed BDC can be an excellent interface to link the BESS and the dc bus of grid without extreme duty-cycle. In addition, the merit of zero LVS current ripple effectively protects the BESS and extends its service life. The dynamic performance and conversion efficiency are also illustrated experimentally. Hence, all of these merits make the proposed BDC become a suitable solution for connecting BESS with the dc bus.


REFERENCES

- [1] Z. Li, S. Hoshina, N. Satake, and M. Nogi, "Development of dc/dc converter for battery energy storage supporting railway dc feeder systems," *IEEE Trans. Ind. Appl.*, vol. 52, no. 5, pp. 4218–4224, Sep./Oct. 2016.
- [2] A. Chub, D. Vinnikov, R. Kosenko, E. Liivik, and I. Galkin, "Bidirectional dc–dc converter for modular residential battery energy storage systems," *IEEE Trans. Ind. Electron.*, vol. 67, no. 3, pp. 1944–1955, Mar. 2020.
- [3] N. Tashakor, E. Farjah, and T. Ghanbari, "A bidirectional battery charger with modular integrated charge equalization circuit," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 2133–2145, Mar. 2017.
- [4] W. Jiang, X. Zhang, P. Lin, X. Zhang, H. H. C. Iu, and T. Fernando, "Combined sliding-mode control for the IFDBC interfaced dc microgrids with power electronic loads," *IEEE Trans. Emerg. Sel. Top. Power Electron.*, vol. 8, no. 4, pp. 3396–3410, Dec. 2020.
- [5] M. Nguyen, T. Duong, and Y. Lim, "Switched-capacitor-based dual-switch high-boost dc–dc converter," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4181–4189, May 2018.
- [6] L. Sun, F. Zhuo, F. Wang, and T. Zhu, "A novel topology of high voltage and high power bidirectional ZCS dc–dc converter based on serial capacitors," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2016, pp. 810–815.
- [7] X. Zhang and T. C. Green, "The new family of high step ratio modular multilevel dc–dc converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2015, pp. 1743–1750.
- [8] K. Filsoof and P. W. Lehn, "A bidirectional modular multilevel dc–dc converter of triangular structure," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 54–64, Jan. 2015.
- [9] A. Ahmad, R. K. Singh, and R. Mahanty, "Bidirectional quadratic converter for wide voltage conversion ratio," in *Proc. IEEE Int. Conf. Power Electron., Drives, Energy Syst.*, 2016, pp. 1–5.
- [10] M. Soltani, A. Mostaan, Y. P. Siwakoti, P. Davari, and F. Blaabjerg, "Family of step-up dc/dc converters with fast dynamic response for low power applications," *IET Power Electron.*, vol. 9, no. 14, pp. 2665–2673, 2016.
- [11] B. L. Narasimharaju, S. P. Dubey, and S. P. Singh, "Design and analysis of coupled inductor bidirectional dc–dc converter for high-voltage diversity applications," *IET Power Electron.*, vol. 5, no. 7, pp. 998–1007, 2012.
- [12] H. Liu, H. Hu, H. Wu, Y. Xing, and I. Batarseh, "Overview of high-step-up coupled-inductor boost converters," *IEEE Trans. Emerg. Sel. Top. Power Electron.*, vol. 4, no. 2, pp. 689–704, Jun. 2016.
- [13] H. Liu, L. Wang, Y. Ji, and F. Li, "A novel reversal coupled inductor high-conversion-ratio bidirectional dc–dc converter," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 4968–4979, Jun. 2018.
- [14] H. Wu, K. Sun, L. Chen, L. Zhu, and Y. Xing, "High step-up/step-down soft-switching bidirectional dc–dc converter with coupled-inductor and voltage matching control for energy storage systems," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2892–2903, May 2016.
- [15] L. Yang, T. Liang, and J. Chen, "Transformerless dc–dc converters with high step-up voltage gain," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144–3152, Aug. 2009.
- [16] D. Hulea, N. Muntean, M. Gireada, O. Cornea, and E. Serban, "Bidirectional hybrid switched-inductor switched-capacitor converter topology with high voltage gain," in *Proc. 21st Eur. Conf. Power Electron. Appl.*, 2019, pp. P.1–P.10.
- [17] S. M. Fardahar and M. Sabahi, "New expandable switched-capacitor/switched-inductor high-voltage conversion ratio bidirectional dc–dc converter," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2480–2487, Mar. 2020.
- [18] D. Kok, A. Morris, M. Knowles, and D. Baglee, "Battery ripple effects in cascaded and parallel connected converters," *IET Power Electron.*, vol. 8, no. 5, pp. 841–849, 2015.
- [19] M. Kabalo, D. Paire, B. Blunier, D. Bouquain, M. G. Simoes, and A. Miraoui, "Experimental validation of high-voltage-ratio low-input-current-ripple converters for hybrid fuel cell supercapacitor systems," *IEEE Trans. Veh. Technol.*, vol. 61, no. 8, pp. 3430–3440, Oct. 2012.
- [20] C.-T. Pan, S.-K. Liang, and C.-M. Lai, "A zero input current ripple boost converter for fuel cell applications by using a mirror ripple circuit," in *Proc. IEEE 6th Int. Power Electron. Motion Control Conf.*, 2009, pp. 787–793.
- [21] C. Pan, M. Cheng, C. Lai, and P. Chen, "Current-ripple-free module integrated converter with more precise maximum power tracking control for PV energy harvesting," *IEEE Trans. Ind. Appl.*, vol. 51, no. 1, pp. 271–278, Jan./Feb. 2015.
- [22] S. Lee and H. Do, "Zero-ripple input-current high-step-up boost csepic dc–dc converter with reduced switch-voltage stress," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6170–6177, Aug. 2017.
- [23] M. Cheng, C. Pan, J. Teng, and S. Luan, "An input current ripple-free flyback-type converter with passive pulsating ripple canceling circuit," *IEEE Trans. Ind. Appl.*, vol. 53, no. 2, pp. 1210–1218, Mar./Apr. 2017.
- [24] A. Kumar and P. Sensarma, "Ripple-free input current high voltage gain dc–dc converters with coupled inductors," *IEEE Trans. Power Electron.*, vol. 34, no. 4, pp. 3418–3428, Apr. 2019.
- [25] Z. Chen and J. Xu, "High boost ratio dc–dc converter with ripple-free input current," *Electron. Lett.*, vol. 50, no. 5, pp. 353–355, 2014.
- [26] Y. Tang, D. Fu, T. Wang, and Z. Xu, "Hybrid switched-inductor converters for high step-up conversion," *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1480–1490, Mar. 2015.
- [27] Y. Zhang, Q. Liu, Y. Gao, J. Li, and M. Sumner, "Hybrid switched-capacitor/switched-quasi-z-source bidirectional dc–dc converter with a wide voltage gain range for hybrid energy sources EVS," *IEEE Trans. Ind. Electron.*, vol. 66, no. 4, pp. 2680–2690, Apr. 2019.
- [28] Y. Zhang, Y. Gao, J. Li, and M. Sumner, "Interleaved switched-capacitor bidirectional dc–dc converter with wide voltage-gain range for energy storage systems," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 3852–3869, May 2018.
- [29] H. Ardi, A. Ajami, F. Kardan, and S. N. Avilagh, "Analysis and implementation of a nonisolated bidirectional dc–dc converter with high voltage gain," *IEEE Trans. Ind. Electron.*, vol. 63, no. 8, pp. 4878–4888, Aug. 2016.
- [30] K. Jin, M. Yang, X. Ruan, and M. Xu, "Three-level bidirectional converter for fuel-cell/battery hybrid power system," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 1976–1986, Jun. 2010.
- [31] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switched-capacitor dc–dc converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 841–851, Mar. 2008.
- [32] N. Elsayad, H. Moradisizkoohi, and O. A. Mohammed, "A single-switch transformerless dc–dc converter with universal input voltage for fuel cell vehicles: Analysis and design," *IEEE Trans. Veh. Technol.*, vol. 68, no. 5, pp. 4537–4549, May 2019.



Zhishuang Wang was born in Shanxi, China, in 1994. She received the B.S. degree in electrical engineering from the China Three Gorges University, Hubei, China, in 2016. She is currently working toward the Ph.D. degree in electrical engineering with Tianjin University, Tianjin, China.

Her current research interests include dc–dc converters and dc microgrids.



Ping Wang (Member, IEEE) was born in Tianjin, China, in 1959. She received the B.S., M.S. and Ph.D. degrees in electrical engineering from Tianjin University, Tianjin, China, in 1981, 1991 and 2005, respectively.

Since 1981, she has been a Teacher and a Researcher with Tianjin University, where she is currently working as a Professor. Her current research interests include the power electronic control of renewable energy sources, PWM converters, and intelligent detection and control.



Xiaochen Ma was born in Hebei, China. He received the B.S. degree in electrical engineering from Fuzhou University, Fuzhou, China, in 2018. He is currently working toward the Ph.D. degree in electrical engineering with Tianjin University, Tianjin, China.

His current research interests include dc/dc resonant converters and dc microgrids.



Bo Li was born in Hebei, China. He received the B.S. degree in electrical engineering from Dalian University of Technology, Dalian, China, in 2019. He is currently working the M.S. degree in electrical engineering with Tianjin University, Tianjin, China.

His current research interests include dc/dc converters and electric vehicles.



Peng Wang (Fellow, IEEE) received the B.Sc. degree from Xi'an Jiaotong University, Xi'an, China, in 1978, the M.Sc. degree from Taiyuan University of Technology, Taiyuan, China, in 1987, and the M.Sc. and Ph.D. degrees from the University of Saskatchewan, Saskatoon, Canada, in 1995 and 1998, respectively, all in electrical engineering.

He is currently a Professor with Nanyang Technological University, Singapore.