

Letters

Modeling of N -Parallel Full-SiC AC–DC Converters by Four Per-Phase Circuits

Sungjae Ohn¹, Member, IEEE, Ripun Phukan¹, Graduate Student Member, IEEE, Dong Dong², Member, IEEE, Rolando Burgos¹, Member, IEEE, Dushan Boroyevich¹, Life Fellow, IEEE, Mondal Gopal, Member, IEEE, and Sebastian Nielebock

Abstract—Due to the limit in current-rating of SiC MOSFETs, a number of SiC-based modular ac–dc converters needs to be paralleled to increase power capacity. The number of modular converters (N) may vary depending on the customer’s requirement. On the other hand, paralleling diversifies paths of current, and complex filter topologies such as integrated inductors may complicate analysis. To enhance understanding of N -paralleled ac–dc converters and to provide an insight for filter design, four per-phase equivalent circuits are proposed. Any voltage on the frequency spectrum can be classified into four groups by two criteria; first, positive sequence and negative sequence versus zero sequence, and, second, circulating, versus in-phase. By extending symmetrical component theory to the parallel converters, the N -paralleled three-phase converters can be represented by four single-phase circuits for any N . Thanks to the simplicity, complex issues such as an impact of the magnetic integration or change of harmonic attenuation for different N can be easily understood for any N by single-phase equivalent circuits.

Index Terms—AC–DC converters, coupled inductors, interleaving, modeling, paralleling.

I. INTRODUCTION

WIDE bandgap devices are significantly improving the performance of power electronics systems. Efficiencies of three-phase ac–dc converters are reported to go beyond 99% with improved power density. However, current capacity of matured Si-IGBT reaches a few kA, and paralleling is required to match comparable current capacity with SiC devices.

Multiple modular ac–dc converters can be paralleled to meet the desired power level, while benefitting from enhanced manufacturability and cost reduction on maintenance. An interleaving among the modular converters can help reduce the size of the

Manuscript received August 1, 2020; revised October 8, 2020; accepted October 17, 2020. Date of publication October 26, 2020; date of current version February 5, 2021. (Corresponding author: Sungjae Ohn.)

Sungjae Ohn was with the Bradley Department of Electrical and Computer Engineering, Virginia Tech, Arlington, VA 22203 USA. He is now with Tesla Inc., Palo Alto, CA 94304 USA (e-mail: ohn@vt.edu).

Ripun Phukan, Dong Dong, Rolando Burgos, and Dushan Boroyevich are with the Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA 24060 USA (e-mail: rphukan@vt.edu; dongd@vt.edu; rolando@vt.edu; dushan@vt.edu).

Mondal Gopal and Sebastian Nielebock are with Siemens AG Corporate Technology, 91056 Erlangen, Germany (e-mail: gopal.mondal@siemens.com; sebastian.nielebock@siemens.com).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.3033708

filters, thanks to ripple cancelation with cost of circulating current.

Various filter topologies can be a candidate for the modular converters. However, two difficulties present to design a filter for N -parallel converter. First, level of attenuation for harmonics may change according to N . Especially, in practice, the number of modular converters is determined by the customer’s requirement and, in general, not known at the design stage. A state-space representation through $N \times N$ matrix offers an accurate mathematical description [1]. However, an approach with equivalent circuits can provide a physical insight for filter designers. Second, literature has investigated different filter topologies for paralleled converters, such as convention coupled inductor [2], integration between boost inductor and coupled inductor [3]–[5], or integrated coupled inductors [6], [7]. For a comparative evaluation, a design has to find filter parameters which can provide similar harmonic attenuation. This may not be straightforward considering flux-coupling of different structures. Furthermore, definition of terminologies such as circulating current or interpretation of flux-coupling vary depending on literature and may confuse the readers.

In an effort to deepen the understanding of parallel ac–dc converters, four equivalent per-phase circuits are proposed to provide an intuitive understanding for N -paralleled ac–dc converters. Based on symmetrical component theory, any voltage in three-phase can be decomposed into three symmetrical components, and the per-phase circuit simplifies the circuit analysis. In this letter, the symmetrical component theory is extended into N -parallel converters, and a per-converter analysis is proposed. A combination of per-phase analysis and per-converter analysis transforms N -paralleled converters into four single-phase circuits. Thanks to the simplicity, the proposed per-phase circuits provide an insight into the paralleled three-phase converters such as the change in harmonic attenuation for different N and comparison of different filter topologies including integrated inductors.

II. SYMMETRICAL THEORY AND PER-PHASE CIRCUIT MODEL FOR A THREE-PHASE SYSTEM

Holmes and Lipo [8] showed an analytical solution of carrier-based modulation as (1) when output frequency is $f_0 (= \omega_0/2\pi)$ and carrier frequency is $f_c (= \omega_c/2\pi)$. The phase of f_0 term




Fig. 1. Phasor diagrams for (a) positive-, (b) negative-, and (c) zero-sequence components for three-phase system.

is noted as θ_0 , and the phase of the carrier is noted as θ_c . The magnitude of voltage at $m f_c + n f_0$ is labeled as $V_{m,n}$. Modulation index (MI) is defined as in (2)

$$v_x(t) = \sum_{n=1}^{\infty} V_{0,n} \cos(n\omega_0 t + n\theta_0) + \sum_{m=1}^{\infty} V_{m,0} \cos(m\omega_c t + m\theta_c) + \sum_{m=1}^{\infty} \sum_{\substack{n=-\infty \\ n \neq 0}}^{\infty} V_{m,n} \cos([m\omega_c + n\omega_0]t + m\theta_c + n\theta_0) \quad (1)$$

$$MI = \frac{V_{0,1}}{V_{dc}/2}. \quad (2)$$

A symmetrical theory is commonly used for power system analysis [9], [10]. Any asymmetrical set of N phasors can be expressed as a linear combination of N symmetrical set of phasors as shown in Fig. 1. In the three-phase system, positive- ($v_x^+(t)$), negative- ($v_x^-(t)$), and zero-sequence components ($v_x^0(t)$) form this symmetrical set as

$$v_x(t) = v_x^+(t) + v_x^-(t) + v_x^0(t), x \in a, b, c. \quad (3)$$

Equation (1) shows that $\theta_0 = (0, 2\pi/3, -2\pi/3)$ impacts the phase of harmonics. When $n = 3p \pm 1$ (p is a nonzero integer), these frequency components form $v_x^{\pm}(t)$. When $n = 3p$, three-phase voltages are in-phase and form $v_x^0(t)$. Therefore, any frequency component of pulsewidth modulation (PWM) voltage can be classified according to symmetrical component theory [7]. A frequency spectrum of PWM voltage with three-level space vector PWM (SVPWM) is shown in Fig. 2.

On time-domain waveform, (4) holds for both $v_a^+(t)$ and $v_a^-(t)$, and the response of the circuit is similar between the two. They are often labeled as differential-mode (DM) components

$$v_a^{\pm}(t) + v_b^{\pm}(t) + v_c^{\pm}(t) = 0. \quad (4)$$

Equation (5) holds for $v_x^0(t)$. The high-frequency parts may disturb other equipment, and electromagnetic interference (EMI) standards refer to this as common-mode (CM) noise of three-phase system

$$v_a^0(t) = v_b^0(t) = v_c^0(t). \quad (5)$$

When the impedance is balanced, per-phase analysis simplifies the circuit. An example circuit is shown in Fig. 3. For DM




Fig. 2. Three symmetrical components on frequency spectrum of three-level PWM voltage.




Fig. 3. Per-phase circuit for N -parallel converter. (a) Full circuit. (b) Per-phase circuit for positive- and negative-sequence components. (c) Per-phase circuit for zero-sequence component.

currents ($i_x^{\pm}(t)$), there is no path for neutral nodes, and these nodes are considered as the zero-potential as shown in Fig. 3(b). Note that the leakage inductance of CM choke is neglected in Fig. 3(b). The circuit for zero-sequence current ($i_x^0(t)$) can be similarly derived as Fig. 3(c). Note that $i_x^0(t)$ is defined as the zero-sequence current per-phase, and $3i_x^0(t)$ flows in the equivalent circuit. The phase- x current will be combination of these two components as

$$i_x(t) = i_x^{\pm}(t) + i_x^0(t). \quad (6)$$

III. PER-CONVERTER CIRCUIT FOR INTERLEAVED AC-DC CONVERTERS

With the symmetrical interleaving, θ_c in (1) is set to $(j-1) \frac{2\pi}{N}$ for j th converter. As an example, the phasor diagram at f_{sw} is drawn in Fig. 4(a). Only at multiple of $N f_{sw}$, the phase of harmonic voltages are in-phase as Fig. 4(b).

The symmetrical component theory can be extended to any poly-phase system including paralleled converters [9]. With N paralleled converters, there exist N symmetrical components as shown in Fig. 4. Among them, $N-1$ components are classified as circulating component ($v_{cir,xj}(t)$), and (7) holds similar to (4).




Fig. 4. Phasor diagrams for (a) circulating and (b) in-phase components in interleaved converters.




Fig. 5. Derivation of per-converter circuit for positive- and negative-sequence circulating currents ($i_{cir,a1}^{\pm}$).

Only harmonics at qNf_{sw} (q is a positive integer) are in-phase ($v_{out,xj}(t)$), and (8) holds similar to (5)

$$\sum_{j=1}^N v_{cir,xj}(t) = 0, x \in a, b, c \quad (7)$$

$$v_{out,x1}(t) = v_{out,x2}(t) = \dots v_{out,xN}(t). \quad (8)$$

Therefore, per-converter circuit can be derived using symmetrical component theory similar to the per-phase circuit. For positive, and negative sequence circulating component ($v_{cir,xj}^{\pm}(t)$), node of ac bus in Fig. 5 is zero-potential if the impedance of each converter is balanced. It can be converted into a single-phase circuit as shown in Fig. 5. In a similar manner, the same for zero sequence circulating component ($v_{cir,xj}^0(t)$) can be derived from Fig. 3(c). The per-converter circuit for $v_{out,xj}^{\pm}(t)$ and $v_{out,xj}^0(t)$ can also be easily derived.

Combining the per-phase circuits and per-converter circuit, the proposed per-phase circuits are as shown in Fig. 6. Using (4), (5), (7), and (8), the voltage source for each circuit can be derived from PWM voltage. Then, the current of j th converter can be analyzed by these four single-phase circuits as

$$i_{xj}(t) = i_{out,xj}^{\pm}(t) + i_{cir,xj}^{\pm}(t) + i_{out,xj}^0(t) + i_{cir,xj}^0(t). \quad (9)$$

Thanks to the simplicity by single-phase representation, the proposed per-phase circuits provide intuitive understanding on the paralleled ac–dc converter. Based on four per-phase circuits, impact of each passive filter component on four groups of currents or change of circuit response depending on N can be easily understood. Related issues are also summarized in the same figure.

Note that the derivation of per-phase circuits assumes ideal symmetry between the paralleled ac–dc converters, such as




Fig. 6. Four per-phase equivalent circuits to interpret three-phase N -parallel converters.

the balanced impedance, identical load-sharing, and accurate interleaving. In practice, this is not feasible, and there exists coupling between four per-phase circuits. For example, by unbalanced impedance, a part of $i_{out,xj}^0(t)$ can be generated from $v_{out,xj}^{\pm}(t)$ or a part of $v_{cir,xj}^{\pm}(t)$ may contribute to $i_{out,xj}^{\pm}(t)$, thus, total harmonic distortion (THD) of grid-side current. Also, derivation of the modeling starts from classification of voltage harmonics on frequency domain. Therefore, prediction of high-frequency current may not be valid as similar to the other frequency-domain modelings to cover EMI phenomena. However, at a relatively low frequency range, the modeling can provide insight on circulating current and grid-side current for any N .

IV. EXAMPLE OF ANALYSIS BASED ON FOUR PER-PHASE CIRCUITS

A. Estimation of Peak Value for $i_{cir,xj}^{\pm}$ and $i_{cir,xj}^0$ for Any N

While the low frequency components of $i_{cir,xj}^{\pm}$ or $i_{cir,xj}^0$ are mitigated by control, the peak value of the high-frequency components impacts the design of intercell transformers. The analytical solutions are derived for $N = 2$ [5], [6], [11] and $N = 3$ [4] for a specific topology and modulation. However, it is not easy to derive the peak values for any N or each of topology and modulation schemes. Thanks to simplicity of the proposed equivalent circuit approach, this can be easily estimated.

With interleaving, all harmonics will become $v_{cir,xj}^{\pm}(t)$ or $v_{cir,xj}^0(t)$ in Fig. 7 when $N \rightarrow \infty$. For $v_{out,xj}^{\pm}(t)$ and $v_{out,xj}^0(t)$, DM voltage reference ($v_{xj}^{\pm*}$) from kVA command, and zero-sequence voltage reference (v_{xj}^{0*}) will determine the magnitude and phase

$$\begin{cases} \lim_{N \rightarrow \infty} v_{cir,xj}^0(t) = v_{xj}^0(t) - v_{xj}^{0*}(t) \\ \lim_{N \rightarrow \infty} v_{cir,xj}^{\pm}(t) = v_{xj}^{\pm}(t) - v_{xj}^{\pm*}(t). \end{cases} \quad (10)$$

The integration of (10) is the flux-linkage corresponding to the circulating current when $N \rightarrow \infty$ ($\lim_{N \rightarrow \infty} \lambda_{cir,xj}^0$, $\lim_{N \rightarrow \infty} \lambda_{cir,xj}^{\pm}$). Based on PLECS simulation result, Fig. 7 compares the peak of $\lambda_{cir,xj}^0$ and $\lambda_{cir,xj}^{\pm}$ from $N = 2-9$ to that of $N \rightarrow \infty$ under three-level SVPWM. For any N , the peak value of $\lambda_{cir,xj}^0$ stays




Fig. 7. Comparison of peak of voltage*sec corresponding to $i_{\text{cir},x1}^{\pm}$ and $i_{\text{cir},x1}^0$.




Fig. 8. Structure, magnetic circuit, and effective impedance table for $i_{\text{out},x}^{\pm}$, $i_{\text{out},x}^0$, $i_{\text{cir},x1}^{\pm}$, and $i_{\text{cir},x1}^0$. (a) DM coupled inductor [6]. (b) Four-limb coupled inductor with integrated boost inductance [5]. (c) Monolithic configuration of coupled inductor with integrated boost inductance [4].

within 3% error. Therefore, the peak values with the filter in Fig. 3 can be approximated for any N as an example as follows:

$$\begin{cases} \max|i_{\text{cir},x1}^{\pm}(t)| \approx \frac{1}{L_{1,\text{dm}}} \int (v_{x1}^{\pm}(\tau) - v_{x1}^{\pm*}(\tau)) d\tau \\ \max|i_{\text{cir},x1}^0(t)| \approx \frac{1}{3M_{\text{cm}} + L_{1,\text{dm}}} \int (v_{x1}^0(\tau) - v_{x1}^{0*}(\tau)) d\tau. \end{cases} \quad (11)$$

B. Effective Inductance for Comparison of Different Integrated Magnetic Methods

Literature reported various magnetic integration methods to reduce total size of filter. The proposed model can be extended to the magnetic circuits. Then, effective impedance of the different integration methods by flux-coupling can be easily compared.

As an example, three structures of integrated inductors [4]–[6] and their magnetic circuits are shown in Fig. 8. n_t refers to turns number. \mathfrak{R}_c and \mathfrak{R}_g are reluctance of a magnetic limb and air gap, respectively. \mathfrak{R}_z refers to reluctance of fourth limb in Fig. 8(b). The effective \mathfrak{R} inductance table for groups of voltage can be derived based on four per-phase circuits. From (11) and the effective inductance, $\max|i_{\text{cir},x1}^{\pm}(t)|$ and $\max|i_{\text{cir},x1}^0(t)|$ can be estimated.




Fig. 9. (a) Simulation waveforms of $i_{\text{out},x1}^{\pm}$, $i_{\text{cir},x1}^{\pm}$, and $i_{\text{cir},x1}^0$ for different N .




Fig. 10. Experimental setup with three paralleled NPC converters.

A filter designer can determine magnetic circuit parameters to have similar harmonic attenuation, and then size and loss of each filter topology can be compared after design optimization.

V. SIMULATION RESULT

To verify the proposed modeling approach, a PLECS simulation has been performed for the circuit in Fig. 3(a). SVPWM is used. DC-link voltage is 750 V, and f_{sw} is set to 32 kHz. The filter parameters are $L_{1,\text{dm}} = 100 \mu\text{H}$, $M_{1,\text{cm}} = 4 \text{ mH}$. No filters exist on the grid side. The waveform of $i_{\text{out},x1}^{\pm}(t)$, $i_{\text{cir},x1}^{\pm}(t)$, and $i_{\text{cir},x1}^0(t)$ are compared in Fig. 9 for different N at 13.3 kW. The estimated value based on (11) is shown using red line. As Fig. 7, the peak of $i_{\text{cir},x1}^{\pm}(t)$ and $i_{\text{cir},x1}^0(t)$ remains similar to the estimation for $N = 2, 3$, and 6.




Fig. 11. Experimental waveform of currents for $N = 2$ and $N = 3$.

VI. EXPERIMENTAL RESULT

To verify the modeling, three paralleled modular converters are built as shown in Fig. 10. Neutral point clamped (NPC) converters are paralleled. The operating condition is as the same as Section IV. Time-domain waveform for total circulating current under active front end mode were experimentally verified as per Fig. 11 for two and three channels. Due to the lack of real estate and complexity, the experimental setup could not be extended to more than three channels. It can be observed that the peak circulating current does not change significantly between two and three parallel channels. The difference between simulation and experiment is originated by low-frequency circulating current. This low-frequency effect is severe with a larger number of parallel converters. The experimental results validates that a modeling approach by four per-phase circuits can predict circuit behavior of N parallel converters.

VII. CONCLUSION

By extending symmetrical component theory, four per-phase equivalent circuits for N paralleled three-phase ac-dc converters are proposed. Thanks to its simplicity, the proposed circuit can

provide an intuitive insight N -parallel converters. Also, the modeling can be easily extended for any filter topology and help to evaluate different filter topologies including integrated inductors. This would help filter designers to understand dynamics of different groups of harmonic currents and their impacts on filter design. Analysis on an impact of unbalance or asymmetry based on the per-phase circuits remains a future work.

REFERENCES

- [1] D. P. Jovanović, M. A. Broadmeadow, R. R. Taylor, G. R. Walker, and G. F. Ledwich, "Decoupling of current balancing and reference tracking control in parallel interleaved converters," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 4286–4295, Apr. 2020.
- [2] B. Ge, X. Lu, X. Yu, M. Zhang, and F. Z. Peng, "Multiphase-leg coupling current balancer for parallel operation of multiple MW power modules," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1147–1157, Mar. 2014.
- [3] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, "Total flux minimization control for integrated inter-phase inductors in paralleled, interleaved three-phase two-level voltage-source converters with discontinuous space-vector modulation," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1679–1688, Apr. 2012.
- [4] G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, "An integrated inductor for parallel interleaved three-phase voltage source converters," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3400–3414, May 2016.
- [5] G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, "An integrated inductor for parallel interleaved VSCS and PWM schemes for flux minimization," *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7534–7546, Dec. 2015.
- [6] S. Ohn, X. Zhang, R. Burgos, and D. Boroyevich, "Differential-mode and common-mode coupled inductors for parallel three-phase ac-dc converters," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2666–2679, Mar. 2019.
- [7] S. Ohn, H.-S. Jung, D. Boroyevich, and S.-K. Sul, "A novel filter structure to suppress circulating currents based on the sequence of sideband harmonics for high-power interleaved motor-drive systems," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 853–866, Jan. 2020.
- [8] D. G. Holmes and T. A. Lipo, *Pulse Width Modulation for Power Converters: Principles and Practice*, vol. 18. Hoboken, NJ, USA: Wiley, 2003.
- [9] C. L. Fortescue, "Method of symmetrical co-ordinates applied to the solution of polyphase networks," *Trans. Amer. Inst. Elect. Engineers*, vol. 37, no. 2, pp. 1027–1140, 1918.
- [10] R. B. Arthur and V. Vittal, *Power System Analysis*, 2nd Ed., London, U.K.: Pearson, 2000, pp. 532–538.
- [11] B. Cougo, T. Meynard, and G. Gateau, "Parallel three-phase inverters: Optimal PWM method for flux reduction in intercell transformers," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2184–2191, Aug. 2011.