

Modeling and Shaping of the DC-Side Admittance of a Modular Multilevel Converter Under Closed-Loop Voltage Control

Mehrdad Nahalparvari¹, Graduate Student Member, IEEE, Mohsen Asoodar², Graduate Student Member, IEEE, Luca Bessegato³, Member, IEEE, Staffan Norrga⁴, Member, IEEE, and Hans-Peter Nee⁵, Fellow, IEEE

Abstract—The dc-side admittance of a modular multilevel converter can be used in assessing the stability of the dc system by means of impedance-based stability criteria. An accurate mathematical representation of the small-signal admittance can be given using harmonic linearization. To this end, the effect of the internal dynamics of the converter, e.g., the circulating current, the converter control scheme, and the controller parameters on the admittance of the converter should be analyzed. In this article, a linear analytical model for the dc-side admittance of the converter is derived based on a combination of harmonic linearization and frequency-domain representation, which incorporates different control schemes. Moreover, an admittance model is given for the closed-loop voltage control mode of the converter, where the ideal insertion indices are applied. To this end, the impact of an arm-balancing controller and its parameters on the dc-side admittance of the converter is investigated. Finally, experiments are carried out on a down-scaled prototype to validate the accuracy of the analytical model.

Index Terms—Admittance modeling, converter control, frequency-domain analysis, harmonic linearization, modular multilevel converter (MMC), stability.

I. INTRODUCTION

MODULAR multilevel converters (MMCs) [1], [2] have become the prevalent technology in high-power applications by virtue of their modularity, scalability, low distortions, and high efficiency. Applications of MMCs include (but are not limited to) voltage-source converter (VSC)-based HVdc transmission [3], electric railway traction systems [4], and medium-voltage motor drives [5]. The complex internal dynamics of the MMC topology, e.g., the submodule capacitor voltage fluctuations and the circulating currents, have motivated research on the admittance modeling and the small-signal stability analysis

of these converters in an effort to address the arising instability and harmonic resonance problems in the field [6]–[8].

Many point-to-point VSC-HVdc links are already in operation facilitating, e.g., the integration of offshore wind-farm power generation to the ac grid [9]. The expansion of existing HVdc systems into multiterminal grids would increase the reliability and offer redundancy to the overall system. Nonetheless, resonances could occur within the dc system leading to harmonic instability [7], [10]. The dc network-related stability of a multiterminal VSC-HVdc system can be studied using the passivity-based stability assessment [11], net-damping criterion [12], or the impedance-based stability criterion [13]. For the latter, the impedance (or the admittance) of the converter seen from the dc-side should be derived. Modeling this admittance is not straightforward since the dynamic behavior of the MMC is highly nonlinear. Notwithstanding, harmonic linearization techniques can prove useful in developing a small-signal admittance model for a multiharmonic response system, such as an MMC [14].

Research on the ac-side admittance modeling of the MMCs is abundant [15]–[20]. Some attempts have also been made to model the dc-side admittance of an MMC. A method based on nodal voltage analysis is proposed in [21] to calculate the dc-side loop impedance for a line-commutated converter-based hybrid HVdc transmission system. In [22], the dc-side impedance has been derived using the harmonic state-space method, which requires significant matrix manipulation. Nonetheless, the study only considers the internal dynamics of the MMC and does not incorporate control schemes into the derived model. Stamatou *et al.* [23] have proposed an analytical approach to calculate the dc-side admittance while taking into account several control loops, e.g., the ac-side current control, circulating current control, and the dc-bus voltage control. Alternative methods based on harmonic linearization [17], [18], [24] are also apt since they not only derive the final impedance of the converter, but also provide valuable information on the relationship between the perturbation frequency components of the converter and the control variables. Later, Sakinci and Beerten [25] have developed a linearized dynamic phasor model to calculate the input admittance of the MMC. The study includes a general MMC control scheme including the circulating current control. However, the admittance shaping effect of each of the control loops

Manuscript received May 28, 2020; revised August 18, 2020 and October 23, 2020; accepted November 24, 2020. Date of publication November 30, 2020; date of current version February 5, 2021. The work of Mehrdad Nahalparvari was supported by the European Union's Horizon 2020 Research and Innovation Program under Grant 691 714. Recommended for publication by Associate Editor X. Wang. (Corresponding author: Mehrdad Nahalparvari.)

The authors are with the School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, 100 44 Stockholm, Sweden (e-mail: mnah@kth.se; asoodar@kth.se; lucabe@kth.se; norrga@kth.se; hans@kth.se).

Color versions of one or more of the figures in this article are available at <https://doi.org/10.1109/TPEL.2020.3041387>.

Digital Object Identifier 10.1109/TPEL.2020.3041387

is not analyzed separately. In addition, the linearization of the model requires the equilibrium point to be obtained beforehand by solving a nonlinear system of equations, or using simulations. Most recently, Ji *et al.* [26] have calculated the ac- and dc-side admittances of the onshore and the offshore stations for an MMC-based wind-farm-integrated system considering the relevant control schemes. Ji *et al.* [27] also have developed a small-signal dc impedance model of an MMC using the harmonic transfer function method and assessed the harmonic stability of a two-terminal MMC-HVdc system. In addition, active damping and utilization of a high-pass filter in the dc voltage control loop have been suggested in the study as measures of improving the harmonic stability of the system. Xu *et al.* [28] have proposed a dc-side impedance model based on harmonic state-space, which considers grid impedance coupling and an outer dc-voltage control loop. In [29], in addition to the dc-side impedance modeling and stability analysis of a multiterminal HVdc system, a thorough investigation has been made into optimizing the controller parameters and adding a virtual damping controller, with a focus on improving the system stability margin. In all of the above literature on dc-side impedance modeling, a direct (open-loop) voltage control approach for the computation of the insertion indices is adopted, which provides an asymptotically stable system [30]. With a closed-loop voltage control, the ideal insertion indices can be selected provided that an arm-balancing energy or voltage controller is present to stabilize the system. The included arm-balancing controller adds extra nonlinearities to the system, which need to be taken into account in the admittance model.

In [19], a method combining harmonic linearization and frequency-domain representation has been developed, which analyzes the main perturbation frequency components of the converter variables individually and derives the ac-side admittance model for the MMC accordingly, all while keeping the mathematical complexity of the model at bay. The method illustrates the impact of a generated perturbation component on the converter variables and the effect of the converter parameters on the ac-side admittance of an MMC. Later in [20], Bessegato *et al.* have augmented the study to include different current control schemes in the model while assessing the effect of each control loop on the admittance. Finally, an experimental case study is considered in which the developed admittance model is utilized to assess the stability of the grid-connected system.

Given the above, this article aims to analytically derive the dc-side admittance of an MMC using the method proposed in [19] while incorporating various control schemes into the study, and considering not only the open-loop, but also the closed-loop scheme of the computation of the insertion indices. To this end, the effect of an added arm-balancing controller and its parameters on the admittance in the closed-loop insertion index calculation is investigated. A sufficiently accurate, yet simple dc-side admittance model based on harmonic linearization is derived for both cases, which takes into account only five perturbation frequency components and uses an approximated steady-state solution. To assess the validity of the study and




Fig. 1. MMC topology. A full-bridge submodule configuration is shown as an example.

determine the accuracy of the developed model, the results are validated using experiments on a down-scaled MMC prototype, and a time-domain simulation model of the same system in MATLAB/Simulink.

The article is organized as follows. Section II describes the time-averaged dynamic model of the MMC and the considered control schemes. Section III explains the theory behind the derivation of the dc-side admittance and discusses the effect of the dynamics of the converter and the control schemes on individual frequency components of the converter and the control variables. Section IV presents and discusses the results of the study. Finally, Section V concludes this article.

II. SYSTEM MODEL

The MMC used for ac/dc conversion consists of three phases with each phase divided into an upper and a lower arm, see Fig. 1. Each arm comprises N submodules, an arm inductance L , and a resistance R , which models the losses in the arm. The submodules are usually in half-bridge or full-bridge configurations, but various other topologies also exist [31].

A time-averaged dynamic model for the MMC introduced in [32] is adopted in this article, which assumes balanced submodule capacitances within the arm and neglects the switching operations.

A. Dynamics of the Converter

For the MMC shown in Fig. 1, the dynamics of the arm-current can be described as

$$L \frac{di_u}{dt} + Ri_u = v_{du} - v_u - e \quad (1a)$$

$$L \frac{di_l}{dt} + Ri_l = v_{dl} - v_l + e \quad (1b)$$

where i_u (i_l) is the upper (lower) arm current, v_{du} (v_{dl}) is the upper (lower) dc-side voltage, v_u (v_l) is the upper (lower) arm voltage, and e is the voltage of the point of common coupling (PCC) defined as

$$e = e_1 \cos[\theta(t)] \quad \text{with} \quad \theta(t) = \omega_1 t = 2\pi f_1 t \quad (2)$$

with f_1 as the fundamental frequency.

The dynamics of the arm voltages in the time-averaged model can be described as

$$v_{u,l} = n_{u,l} v_{C_{u,l}}^\Sigma \quad (3)$$

where $n_{u,l}$ are the (upper and lower arm) insertion indices and $v_{C_{u,l}}^\Sigma$ are the (upper and lower arm) sum capacitor voltages.

Assuming balanced capacitor voltages, the expression describing the dynamics of the sum capacitor voltages can be obtained using the relationship between the instantaneous power and the stored energy in the arm [32] as

$$v_{C_{u,l}}^\Sigma = \frac{1}{C} \int n_{u,l} i_{u,l} dt + v_{C_0}^\Sigma \quad (4)$$

where C is the arm capacitance and $v_{C_0}^\Sigma$ is the initial sum capacitor voltage. The insertion indices $n_{u,l}$ are the outputs of the control system computed by closed-loop feedback control.

Assuming a resistive load R_{dc} on the dc-side, the dc-side voltage can be defined as

$$v_d = -R_{dc}(i_{ua} + i_{ub} + i_{uc}). \quad (5)$$

This assumption is based on considerations for the experimental setup and does not impair the validity of the study since the admittance of the converter is not affected by the choice of load.

A phase-locked loop (PLL) is used to estimate the angle of the PCC voltage θ . The angle estimate $\hat{\theta}$ is then used in transforming the phase quantities into the dq -frame and in computing the current references.

The following section describes the control schemes considered in this article.

B. Control of the Converter

The ac-side current i_s and the circulating current i_c can be defined based on the following transformation of the arm currents [32], [33]:

$$i_s = i_u - i_l \quad (6a)$$




Fig. 2. Block diagram of an MMC control scheme with closed-loop voltage control. dq -frame ac-side current control, circulating current control, and arm-balancing control are applied.

$$i_c = \frac{i_u + i_l}{2}. \quad (6b)$$

Using (6) and assuming $v_{du} = v_{dl} = v_d/2$, (1) can be rewritten as

$$L \frac{di_s}{dt} + \frac{R}{2} i_s = v_s - e \quad \text{with} \quad v_s = \frac{-v_u + v_l}{2} \quad (7a)$$

$$L \frac{di_c}{dt} + Ri_c = \frac{v_d}{2} - v_c \quad \text{with} \quad v_c = \frac{v_u + v_l}{2} \quad (7b)$$

where v_s (v_c) is the voltage driving i_s (i_c). This transformation allows controlling i_s and i_c independently using two current controllers; one for the ac-side current and the other for the circulating current (see Fig. 2).

The insertion indices are then computed using the voltage references v_s^* and v_c^* generated by the current controllers. The ideal insertion indices can be computed based on (3) and (7) as

$$n_u(t - T_d) = \frac{v_c^* - v_s^*}{v_{C_u}^\Sigma} \quad n_l(t - T_d) = \frac{v_c^* + v_s^*}{v_{C_l}^\Sigma} \quad (8)$$

where T_d is the control system delay time, which consists of delays in sampling, digital processing, and communication. This provides a closed-loop scheme of the insertion index computation. With the closed-loop approach, the sum capacitor voltages are marginally stable and an arm-balancing controller needs to be implemented to achieve asymptotic stability [34].

Assuming that the arm capacitance C is sufficiently large, the sum capacitor voltage variations $\Delta v_{C_{u,l}}^\Sigma$ can be regarded as negligible compared to the dc-bus voltage, i.e., $\Delta v_{C_{u,l}}^\Sigma \ll v_d$ [32]. Hence, an alternative would be to replace the sum capacitor voltages in (8) with the dc-bus voltage reference v_d^* , i.e.,

$$n_u(t - T_d) = \frac{v_c^* - v_s^*}{v_d^*} \quad n_l(t - T_d) = \frac{v_c^* + v_s^*}{v_d^*}. \quad (9)$$

The aforementioned open-loop scheme provides inherently asymptotic system stability, meaning that an arm-balancing controller is not required. The disadvantage of the approach is the

appearance of harmonic distortions in the arm currents, which can be suppressed using resonant current controllers [35].

To assess how control impacts the dc-side admittance of the MMC, the following control schemes are considered in this work and described in the sequel. The aforementioned schemes are adopted from [20] and explained in more detail in [30].

1) *DQ-Frame AC-Side Current Control*: The ac-side current in the synchronous dq -frame is controlled via proportional–integral (PI) controllers along with feedforward terms of the PCC voltage in the dq -frame and relevant current decoupling terms. Accordingly, the voltage references v_{sd}^* and v_{sq}^* are given by

$$v_{sd}^* = G_{c,dq}(s)(i_{sd}^* - i_{sd}) + H_{\text{lpf}}(s)e_d - \omega_1 \frac{L}{2} i_{sq} \quad (10a)$$

$$v_{sq}^* = G_{c,dq}(s)(i_{sq}^* - i_{sq}) + H_{\text{lpf}}(s)e_q + \omega_1 \frac{L}{2} i_{sd} \quad (10b)$$

where $G_{c,dq}(s)$ is a PI controller of the form

$$G_{c,dq}(s) = \alpha_s \frac{L}{2} \left(1 + \frac{2\alpha_1}{s} \right) \quad (11)$$

with α_s setting the closed-loop system bandwidth, α_1 the integral controller gain, and s as the Laplace variable. $H_{\text{lpf}}(s)$ is a low-pass filter with bandwidth α_f

$$H_{\text{lpf}}(s) = \frac{\alpha_f}{s + \alpha_f}. \quad (12)$$

The references for the d - and q -components of the ac-side current can be derived from the power references as

$$i_{sd}^* = \frac{2P^*}{3e_1^*} \quad i_{sq}^* = -\frac{2Q^*}{3e_1^*}. \quad (13)$$

Thereafter, v_{sd}^* and v_{sq}^* are transformed into the stationary reference frame and used in computation of the insertion indices according to (9).

2) *Circulating Current Control*: The circulating current controller is of the form

$$v_c^* = \frac{v_d^*}{2} - G_{cc}(s)(i_c^* - i_c) \quad (14)$$

where $G_{cc}(s)$, the proportional resonant (PR) controller, is given by

$$G_{cc}(s) = \alpha_c L \left(1 + \frac{2\alpha_2 s}{s^2 + (2\omega_1)^2} \right) \quad (15)$$

with α_c setting the closed-loop system bandwidth and α_2 the resonant controller gain. Neglecting the losses in the arms, the circulating current reference i_c^* is computed using the active power reference as

$$i_c^* = \frac{P^*}{3v_d^*}. \quad (16)$$

3) *DC-Bus-Voltage Control*: The active power reference can be manipulated to regulate the dc-bus voltage. To this end, we introduce the effective dc-bus energy $W_d = 6 C v_d^2$ as the controlled variable. Accordingly, the active power reference is defined as

$$P^* = F_{dc}(s)(W_d^* - W_d) \quad (17)$$

where $F_{dc}(s)$ is a PI controller of the form

$$F_{dc}(s) = -\alpha_d \left(1 + \frac{\alpha_{id}}{s} \right) \quad (18)$$

with α_d setting the closed-loop system bandwidth and α_{id} as the integral gain of the controller. Thereafter, the d -component of the ac-side current reference is computed by (13) and fed into the current controller.

4) *Arm-Balancing Control*: The average and the imbalance sum capacitor voltages defined as

$$v_C^\Sigma = \frac{v_{Cu}^\Sigma + v_{Cl}^\Sigma}{2} \quad v_C^\Delta = v_{Cu}^\Sigma - v_{Cl}^\Sigma \quad (19)$$

are controlled to v_d^* and 0, respectively. Hence, the reference voltage driving the circulating current is modified to

$$v_c^* = \frac{v_d^*}{2} - G_{cc}(s)(i_c^* - i_c) - K_\Sigma(v_d^* - v_C^\Sigma) + K_\Delta v_C^\Delta \left(-\frac{v_s^*}{e_1^*} \right) \quad (20)$$

where K_Σ and K_Δ are proportional gains of the controller and $-v_s^*/e_1^*$ generates a fundamental frequency component in phase with n_u .

III. DC-SIDE ADMITTANCE MODEL

To calculate the dc-side admittance of the converter, a small-signal perturbation is superimposed on the dc-side voltage, i.e.,

$$v_{dc}(t) = v_d(t) + v_p \cos(\omega_p t) \quad \text{s.t.} \quad V_{dc}(f_p) \ll V_{dc}(0) \quad (21)$$

where $V_{dc}(0)$ and $V_{dc}(f_p)$ denote the dc component and the perturbation frequency component of the Fourier expansion of v_{dc} , respectively, and $v_d(t)$ is defined in (5).

The dc-side admittance of the converter can then be calculated as

$$Y_{dc}(f_p) = \frac{I_{dc}(f_p)}{V_{dc}(f_p)} \quad (22)$$

i.e., the ratio between the current response to the applied voltage perturbation [36].

The small-signal perturbation superimposed on the dc-side voltage will generate harmonic responses in converter variables, i.e., arm currents, arm voltages, sum capacitor voltages, and by implication, the insertion indices. These harmonic responses appear at a combination of the steady-state and the perturbation frequencies, i.e., $n f_p + m f_1$, $n \in \mathbb{N}$, $m \in \mathbb{Z}$. In theory, an infinite number of harmonic components are produced in the converter and the control variables via the injection of a single perturbation component due to the multiharmonic nature of the system. For best accuracy, all of these components need to be considered, however, this is not practical. To keep the complexity at bay, two steady-state values, i.e., 0 and f_1 , and five perturbation values, i.e., $f = (f_p, f_p \pm f_1, f_p \pm 2f_1)$ are considered in this article. These frequencies are combined through addition and subtraction, as seen in Table I, to constitute the frequency components in which the harmonic response of the converter variables are assessed. The expansion to include more components is straightforward and an error analysis between the derived analytical models and a time-domain simulation

TABLE I
CONSIDERED FREQUENCY COMPONENTS (HIGHLIGHTED): PERTURBATION (DISTURBANCE) FREQUENCIES (FIRST COLUMN) ARE COMBINED WITH THE STEADY-STATE COMPONENTS (FIRST ROW) THROUGH ADDITION AND SUBTRACTION

	$-f_1$	0	f_1
$f_p - 2f_1$	$f_p - 3f_1$	$f_p - 2f_1$	$f_p - f_1$
$f_p - f_1$	$f_p - 2f_1$	$f_p - f_1$	f_p
f_p	$f_p - f_1$	f_p	$f_p + f_1$
$f_p + f_1$	f_p	$f_p + f_1$	$f_p + 2f_1$
$f_p + 2f_1$	$f_p + f_1$	$f_p + 2f_1$	$f_p + 3f_1$

model of the same system is provided in Section IV. The harmonic linearization technique is used to calculate the harmonic responses using a linear system of equations in an attempt to eventually compute $I_{dc}(f_p)$ and derive the dc-side admittance of the converter.

A. Frequency Domain Analysis of Converter Variables

The perturbation components of the MMC variables, i.e., i_u , v_u , v_{Cu}^Σ and n_u , are obtained in linear form at frequencies highlighted in Table I. The expressions at f_p are presented in this section, whereas the expressions at $f = (0, f_1, f_p \pm f_1, f_p \pm 2f_1)$ are given in the Appendix. Due to inherent symmetries of the MMC topology, the analysis of one of the arms, in this case the upper arm of phase a , suffices.

1) *Upper Arm Current*: The perturbation component of the upper arm current at f_p can be obtained from the frequency-domain representation of the dynamics of the arm current given in (1) as

$$I_u(f_p) = \frac{v_p/4}{j\omega_p L + R + \frac{3}{2}R_{dc}} - \frac{V_u(f_p)}{j\omega_p L + R + \frac{3}{2}R_{dc}}. \quad (23)$$

Note that (23) contains the term $3/2R_{dc}$, since the zero-sequence components of the arm currents flow into the load.

2) *Upper Arm Voltage*: The multiplication of the terms in (3) in the time-domain gives rise to combination of the frequency components of n_u and v_{Cu}^Σ through addition and subtraction in the frequency-domain. For instance, f_p is obtained from $f_p + 0$, $(f_p - f_1) + f_1$ and $(f_p + f_1) - f_1$. The overline bar denotes the complex conjugate of the Fourier coefficient. Thus, Hermitian symmetry holds $X(-f) = \overline{X(f)}$. Consequently, (3) can be expressed at f_p as

$$\begin{aligned} V_u(f_p) &= V_{Cu}^\Sigma(f_p)N_u(0) + N_u(f_p)V_{Cu}^\Sigma(0) \\ &+ V_{Cu}^\Sigma(f_p - f_1)N_u(f_1) + N_u(f_p - f_1)V_{Cu}^\Sigma(f_1) \\ &+ V_{Cu}^\Sigma(f_p + f_1)\overline{N_u(f_1)} + N_u(f_p + f_1)\overline{V_{Cu}^\Sigma(f_1)}. \end{aligned} \quad (24)$$

The steady-state components of n_u and v_{Cu}^Σ are computed beforehand (see Appendix), thus rendering (24), and (59)–(62) linear.

3) *Upper Arm Sum Capacitor Voltage*: The same reasoning as for (24) applies here, where the multiplication of n_u and i_u in (4) leads to combinations of the frequency spectra of these

variables through addition and subtraction, i.e.,

$$\begin{aligned} V_{Cu}^\Sigma(f_p) &= \frac{1}{j\omega_p C} [I_u(f_p)N_u(0) + N_u(f_p)I_u(0) \\ &+ I_u(f_p - f_1)N_u(f_1) + N_u(f_p - f_1)I_u(f_1) \\ &+ I_u(f_p + f_1)\overline{N_u(f_1)} + N_u(f_p + f_1)\overline{I_u(f_1)}]. \end{aligned} \quad (25)$$

4) *Upper Arm Insertion Index*: The frequency domain analysis of the open-loop scheme of computing insertion indices according to (9) results in

$$N_u(f) = \frac{V_c^*(f) - V_s^*(f)}{v_d^*} e^{-j2\pi f T_d} \quad (26)$$

for $f = (f_p, f_p \pm f_1, f_p \pm 2f_1)$. Note that the controller system delay time T_d appears as an exponential term in the frequency-domain.

For the closed-loop scheme of insertion index computation, (26) is modified to

$$N_u(f) = \frac{V_c^*(f) - V_s^*(f)}{V_{Cu}^\Sigma(f)} e^{-j2\pi f T_d} \quad (27)$$

which introduces nonlinearities to the calculations as V_{Cu}^Σ is a function of N_u and I_u through (25) and (55)–(58), and not a constant. Hence, to analytically calculate the admittance with this control approach, (27) must be linearized.

B. Frequency Domain Analysis of the Control Variables

The perturbation components of the control variables, i.e., V_s^* and V_c^* are derived in linear form.

1) *DQ-Frame AC-Side Current Control*: The abc/dq transformation projects the frequency components in the phases at $f_p \pm f_1$ to f_p . This implies that the only perturbation frequency component in the dq -frame is at f_p . Therefore, the d - and the q -components of the output voltage are obtained as

$$V_{sd}^*(f_p) = -G_{c,dq}(j\omega_p)I_{sd}(f_p) - \frac{\omega_1 L}{2}I_{sq}(f_p) \quad (28a)$$

$$V_{sq}^*(f_p) = -G_{c,dq}(j\omega_p)I_{sq}(f_p) + \frac{\omega_1 L}{2}I_{sd}(f_p). \quad (28b)$$

The respective components of the output current can be obtained by the dq transformation

$$i_{sd} = i_{s\alpha}a + i_{s\beta}b \quad i_{sq} = -i_{s\alpha}b + i_{s\beta}a \quad (29)$$

where $a = \cos[\hat{\theta}(t)]$ and $b = \sin[\hat{\theta}(t)]$. The perturbation frequency components of $i_{s\alpha}$ and $i_{s\beta}$ are at $f_p \pm f_1$. This implies that the perturbation frequency component of i_s in the dq -frame is at f_p . To this end, the aforementioned variables are defined as

$$\begin{aligned} I_{sd}(f_p) &= I_{s\alpha}(f_p - f_1)A(f_1) + I_{s\beta}(f_p - f_1)B(f_1) \\ &+ I_{s\alpha}(f_p + f_1)\overline{A(f_1)} + I_{s\beta}(f_p + f_1)\overline{B(f_1)} \end{aligned} \quad (30a)$$

$$\begin{aligned} I_{sq}(f_p) &= -I_{s\alpha}(f_p - f_1)B(f_1) + I_{s\beta}(f_p - f_1)A(f_1) \\ &- I_{s\alpha}(f_p + f_1)\overline{B(f_1)} + I_{s\beta}(f_p + f_1)\overline{A(f_1)} \end{aligned} \quad (30b)$$

where $A(f_1) = 1/2$ and $B(f_1) = 1/2j$.

With $I_{s\alpha}(f) = I_s(f)$ for $f = f_p \pm f_1$, $I_{s\beta}(f_p - f_1) = jI_s(f_p - f_1)$ and $I_{s\beta}(f_p + f_1) = -jI_s(f_p + f_1)$, (30) can be simplified to

$$I_{sd}(f_p) = I_s(f_p - f_1) + I_s(f_p + f_1) \quad (31a)$$

$$I_{sq}(f_p) = jI_s(f_p - f_1) - jI_s(f_p + f_1). \quad (31b)$$

Similarly, the voltage references in the dq -frame are transformed to the $\alpha\beta$ -frame

$$v_{s\alpha}^* = v_{sd}^*a - v_{sq}^*b \quad v_{s\beta}^* = v_{sd}^*b + v_{sq}^*a \quad (32)$$

and used to derive the frequency components of v_s^* as

$$V_s^*(f_p - f_1) = \frac{1}{2}V_{sd}^*(f_p) - \frac{j}{2}V_{sq}^*(f_p) \quad (33a)$$

$$V_s^*(f_p + f_1) = \frac{1}{2}V_{sd}^*(f_p) + \frac{j}{2}V_{sq}^*(f_p). \quad (33b)$$

2) *Circulating Current Control*: Components at f_p and $f_p \pm 2f_1$ appear in the circulating current. Thus, (14) can be represented in the frequency domain at the aforementioned frequencies as

$$V_c^*(f_p) = G_{cc}[j(\omega_p)]I_c(f_p) \quad (34a)$$

$$V_c^*(f_p \pm 2f_1) = G_{cc}[j(\omega_p \pm 2\omega_1)]I_c(f_p \pm 2f_1) \quad (34b)$$

where $I_c(f) = I_u(f)$ for $f = (f_p, f_p \pm 2f_1)$.

3) *DC-Bus-Voltage Control*: The d -component of the ac-side current reference is manipulated through changes in the active power reference. Therefore, I_{sd}^* includes a perturbation component at f_p . The perturbation frequency component of V_{sd}^* is defined accordingly as

$$V_{sd}^*(f_p) = G_{c,dq}(j\omega_p) (I_{sd}^*(f_p) - I_{sd}(f_p)) - \frac{\omega_1 L}{2} I_{sq}(f_p) \quad (35)$$

where $I_{sd}^*(f_p)$ is calculated by linearizing (17) as

$$P^* = 6CF_{dc}(s) \times 2v_d^*(v_d^* - v_d) \quad (36)$$

and then substituting (36) in (13) and expressing it in frequency domain at f_p as

$$I_{sd}^*(f_p) = \frac{2P^*}{3e_1^*} = -8C \frac{v_d^*}{e_1^*} F_{dc}(s) V_{dc}(f_p) \quad (37)$$

where $V_{dc}(f_p) = -3R_{dc}I_u(f_p) + v_p/2$.

4) *Arm-Balancing Control*: The controller modifies the voltage reference v_c^* . Components at $f = (f_p, f_p \pm f_1, f_p \pm 2f_1)$ appear in V_c^* due to the symmetry of the MMC topology. Evaluating (20) at f_p , e.g., results in

$$V_c^*(f_p) = G_{cc}(j\omega_p)I_c(f_p) + K_{\Sigma}v_{Cu}^{\Sigma}(f_p) - \frac{K_{\Delta}}{e_1^*} \left(v_{C}^{\Delta}(f_p - f_1)V_s^*(f_1) + v_{C}^{\Delta}(f_p + f_1)\overline{V_s^*(f_1)} \right) \quad (38)$$

where $V_s^*(f_1) \approx e_1^*/2$. Knowing $V_{Cu}^{\Sigma}(f_p \pm f_1) = -V_{Cl}^{\Sigma}(f_p \pm f_1)$, and considering (19), (38) can be approximated as

$$V_c^*(f_p) = G_{cc}(j\omega_p)I_c(f_p) + K_{\Sigma}v_{Cu}^{\Sigma}(f_p) - K_{\Delta} \left(v_{Cu}^{\Sigma}(f_p - f_1) + v_{Cu}^{\Sigma}(f_p + f_1) \right). \quad (39)$$

The remaining perturbation frequency components of v_c^* , i.e., $V_c^*(f_p \pm f_1)$ and $V_c^*(f_p \pm 2f_1)$ can be calculated in a similar fashion.

C. Closed-Loop Computation of the Insertion Indices

The closed-loop scheme produces v_c and v_s that replicate their references, i.e.,

$$v_c = v_c^* e^{-sT_d} \quad v_s = v_s^* e^{-sT_d}. \quad (40)$$

It has been shown in [20] that the utilization of the closed-loop computation of the insertion indices decouples the ac- and the dc-sides of the converter. This implies that no perturbation frequency components exist in V_s^* , i.e., $V_s^*(f) = 0$ for $f = (f_p, f_p \pm f_1, f_p \pm 2f_1)$. Nevertheless, owing to the necessity of an arm-balancing controller to ensure the system stability in this scheme, v_c^* is now a function of the sum capacitor voltages through (20). Therefore, the circulating current controller and the arm-balancing controller both influence the dc-side admittance of the converter. In addition, the division by $v_{Cu,l}^{\Sigma}$ in (8) results in the appearance of nonlinear terms in n_u . To resolve the latter, the division in (8) is linearized as

$$\frac{1}{v_{Cu}^{\Sigma}} = \frac{2}{v_{C0}^{\Sigma}} - \frac{v_{Cu}^{\Sigma}}{(v_{C0}^{\Sigma})^2}. \quad (41)$$

Subsequently, the nonlinear terms produced through multiplication of v_{Cu}^{Σ} terms in (8) with v_c^* are linearized to include the dynamics resulting from the employed arm-balancing controller. A minimum number of frequency components of the converter variables are chosen as seen in Table I to ensure the simplicity of the model.

As an example, the perturbation frequency component of n_u at f_p can be calculated as

$$N_u(f_p) = e^{-j\omega_p T_d} \left[\frac{G_{cc}(j\omega_p)}{v_{C0}^{\Sigma}} I_u(f_p) + \left(\frac{K_{\Sigma}}{v_{C0}^{\Sigma}} - \frac{V_u^*(0)}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p) - \left(\frac{K_{\Delta}}{v_{C0}^{\Sigma}} - \frac{V_u^*(f_1)}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p - f_1) - \left(\frac{K_{\Delta}}{v_{C0}^{\Sigma}} - \frac{\overline{V_u^*(f_1)}}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p + f_1) \right]. \quad (42)$$

The remaining perturbation frequency components of n_u are given in the Appendix.

D. Derivation of the Admittance

A linear system of equations

$$A_p \mathbf{x}_p = B_p \quad (43)$$

is built based on expressions describing the perturbation frequency components of the converter and the control variables introduced in Sections III-A and III-B, where the system variables are chosen as

$$\mathbf{x}_p = [I_u(f_p), I_u(f_p - f_1), I_u(f_p + f_1), I_u(f_p - 2f_1), I_u(f_p + 2f_1), V_u(f_p), V_u(f_p - f_1), V_u(f_p + f_1), V_u(f_p - 2f_1), V_u(f_p + 2f_1), V_{C_u}^\Sigma(f_p), V_{C_u}^\Sigma(f_p - f_1), V_{C_u}^\Sigma(f_p + f_1), V_{C_u}^\Sigma(f_p - 2f_1), V_{C_u}^\Sigma(f_p + 2f_1), N_u(f_p), N_u(f_p - f_1), N_u(f_p + f_1), N_u(f_p - 2f_1), N_u(f_p + 2f_1), I_{sd}(f_p), I_{sq}(f_p), V_{sd}^*(f_p), V_{sq}^*(f_p)]^T \quad (44)$$

with A_p and B_p containing the coefficient and constant terms in the aforementioned equations, respectively. Solving the linear system (43) yields $\mathbf{x}_p = A_p^{-1}B_p$. Since the MMC topology is symmetrical, it can be assumed that $I_{dc}(f_p) = 3I_c(f_p) = 3I_u(f_p)$. Thus, the dc-side admittance of the converter can be determined by

$$Y_{dc}(f_p) = \frac{3I_u(f_p)}{V_{dc}(f_p)} = \frac{3I_u(f_p)}{-3R_{dc}I_u(f_p) + \frac{v_p}{2}}. \quad (45)$$

1) *Simplified Transfer Function:* A simplified expression for the dc-side admittance can be given by neglecting the dynamics of the arm-balancing and the ac-side current controllers and substituting (14) in (7b) while assuming $v_c^* = v_c e^{sT_d}$. This results in

$$\widetilde{Y}_{dc} = \frac{3I_c(j\omega_p)}{V_{dc}(j\omega_p)} = \frac{3}{2(jL\omega_p + R + G_{cc}(j\omega_p)e^{-j\omega_p T_d})}. \quad (46)$$

The previous expression is not valid for the entire frequency range, nevertheless, it provides an approximated admittance solution beyond the bandwidth of the ac-side current controller. It can be concluded from (46), that the control system time delay affects the admittance only when $\omega_p T_d$ grows very large. $G_{cc}(s)$ is a PR controller with proportional gain $\alpha_c L$ in frequencies beyond its resonance frequencies (in this case 100 Hz). For $\alpha_c < \omega_d = \pi/(10T_d) < \omega_p$, the term $jL\omega_p$ is the most dominant in the denominator of (46). Thus, it can be concluded that for these frequencies, the admittance seen from the dc-side can be approximated by the parallel connection of the arm RL branches.

IV. RESULTS AND DISCUSSION

The analytical model developed in Section III is validated through experiments on a down-scaled MMC prototype to demonstrate the effect of different control schemes on the dc-side admittance of the converter. The results are also verified against a time-domain MATLAB/Simulink model of the same system.

The MMC prototype seen in Fig. 3 has five submodules per arm (30 in total) and is rated for 10 kW [37]. The control system of the converter is implemented on a Xilinx Zynq-7000 system-on-chip, which integrates a programmable logic with a




Fig. 3. Experimental setup.




Fig. 4. Layout of the experimental setup.

processing system. With phase-shifted carrier pulsewidth modulation (PSC-PWM), individual capacitor voltage balancing and symmetrical operation between the arms are ensured, provided that the carrier frequency is a noninteger multiple of the fundamental frequency [38].

The configuration of the experimental setup to measure the dc-side admittance of the MMC is shown in Fig. 4. A single-phase full-bridge programmable inverter that generates a small-signal perturbation is connected in series with the resistive load. Fig. 5 shows the waveforms of the converter variables when a perturbation frequency of 10 Hz is applied. The amplitude of the perturbation is increased to 4 V so that the effect on the converter variables is more pronounced. The base voltage is chosen as equal to the PCC voltage amplitude and the base




Fig. 5. Waveforms of the converter variables during an experiment with $f_p = 10$ Hz; three-phase ac-side current (top-left); dc-side current and three-phase circulating currents (bottom-left); three-phase upper and lower arm currents (middle); three-phase upper and lower arm sum capacitor voltages (right). Three-phase waveforms are shown with blue (phase a), red (phase b), and green (phase c).

TABLE II
PARAMETERS OF THE EXPERIMENTAL SETUP

PCC voltage amplitude	e_1	24 V
Fundamental frequency	f_1	50 Hz
Resistive load	R_{dc}	50 Ω
Arm inductance	L	3.3 mH
Arm resistance	R	0.55 Ω
Arm capacitance	C	0.54 mF
Perturbation amplitude	v_p	2 V
Perturbation frequency	f_p	1.67 Hz – 1 kHz

TABLE III
CONTROLLER PARAMETERS

Carrier frequency	f_c	763 Hz
Control system delay time	T_d^*	65.5 μ s
Dc-bus voltage reference	v_d^*	48 V
Active power reference	P^*	-46 W
Reactive power reference	Q^*	0 VAR
AC-side current closed-loop system bandwidth	α_s	1200 rad/s
AC-side current integral gain	α_1	100 rad/s
PCC voltage feedforward filter bandwidth	α_f	1000 rad/s
Circulating current closed-loop system bandwidth	α_c	500 rad/s
Circulating current resonant controller gain	α_2	100 rad/s
Dc-bus voltage closed-loop system bandwidth	α_d	20–60 rad/s
Dc-bus voltage integral controller gain	α_{id}	25 rad/s
Arm-balancing controller average gain	K_Σ	2
Arm-balancing controller imbalance gain	K_Δ	1

current is computed according to $S_b = 1.5 V_b I_b$ where S_b is the apparent power reference.

A. Effects of Control on the Admittance

The parameters of the system and the settings of the controllers are summarized in Tables II and III. For these settings, Bode diagrams of the MMC dc-side admittance using the open-loop scheme of insertion index computation are shown in Fig. 6. The admittance is affected mainly by the choice of the control scheme and the settings of the controllers, e.g., α_s , α_c , and α_1 . The effect of each element of the controllers is observed as they




Fig. 6. Bode diagram of the MMC dc-side admittance for different control schemes: dq -frame ac-side current proportional controller (purple); addition of circulating current proportional controller (yellow); addition of circulating current resonant controller (brown); addition of ac-side current integral controller (red). The analytical models are indicated by the solid lines and the measurements with dots.

are added sequentially, starting with only the proportional part of the ac-side current control (purple) until the dq -frame ac-side current PI controller along with circulating current PR control (red) are implemented. The following observations are made based on the results.

- 1) In all cases, the analytical model (solid lines) matches the measurements (dots), thus confirming the validity of the analytical model derived in Section III,
- 2) At high frequencies beyond the bandwidth of the controllers, the arm inductances have integral action, whereas the controllers have only proportional action. Therefore, the admittance shape at these frequencies is dominated by the arm inductance.
- 3) The addition of circulating current control (yellow and brown) lowers the admittance peaks around the fundamental and double fundamental frequencies.




Fig. 7. Bode diagram of the MMC dc-side admittance for different control schemes: dq -frame ac-side current control and circulating current control (red); addition of dc-bus voltage control with different proportional gains (light gray to dark gray). The unit for the gains is rad/s. The analytical models are shown by solid lines and the results obtained through time-domain simulations are shown by dotted lines.

- 4) The resonant part of the circulating current controller is designed such that it suppresses the 100 Hz component in the circulating current. Thus, the dc-side admittance of the MMC contains a resonant valley and phase rotation from -90° to 90° at 100 Hz.
- 5) The addition of the integral part of the ac-side current controller (red) significantly reduces the admittance magnitude and increases the phase angle in low (below 20 Hz) frequencies. The addition of the integral term provides better harmonic damping, hence further reducing the amplitude of the components appearing in the perturbation frequencies and consequently lowers the admittance in the low-frequency band.
- 6) The proportional term of the circulating current controller has a more distinct effect on the admittance shape in below fundamental frequencies and the addition of the resonant term of the circulating current controller does not impact the admittance at these frequencies.

Finally, the dc-bus voltage is controlled through regulating the effective dc-bus energy, as explained in Section II-B. Fig. 7 shows the effect of the dc-bus voltage controller and its proportional gain on the dc-side admittance of the converter. As seen in the figure, the dc-bus voltage controller strongly affects the admittance magnitude and phase at low frequencies, with a greater proportional gain corresponding to a greater admittance magnitude at dc, which implies that the system stability has decreased. A low-frequency perturbation applied to the dc-side induces a low frequency power (or energy), which needs to be buffered in the ac network or the converter arms. In the presence of a dc-bus voltage controller, a greater portion of this energy is buffered in the ac network rather than the arms. The energy controlled in the arms, thus lowers the amplitude of the perturbation frequency component of the dc-side voltage and increases the dc-side admittance. It has been shown in [27] that the inclusion of a high-pass filter within the dc-bus voltage controller can help mitigate this adverse effect.




Fig. 8. Bode diagram of the MMC dc-side admittance for different control system time delay values; $T_d = 65.5 \mu\text{s}$ (solid) and $T_d = 200 \mu\text{s}$ (dashed). The ac-side current and circulating current are controlled. Only the analytical model is shown. A close-up between 1 and 5 kHz is provided within the phase angle plot.

The stability margin of the grid-connected converter is improved with lower admittance magnitude and limited phase rotation [20]. Thus, the following conclusions can be drawn from the observations made earlier.

- 1) The ac-side current integral control is beneficial in which it lowers the admittance magnitude while increasing the phase angle in frequencies below the fundamental.
- 2) The circulating current controller has great impact on the converter admittance seen from the dc-side, similar to its effect on the ac-side impedance of the MMC [39].
- 3) The outer control loops, e.g., a dc-bus voltage controller, have considerable effect on the admittance magnitude in low frequencies and the system stability.

B. Effect of Control System Time Delay

The effect of the control system time delay T_d on the dc-side admittance is discussed in this section. To this end, the presented analytical model is utilized in deriving the admittance of the converter. Fig. 8 shows the Bode plots of the dc-side admittance of the MMC with dq -frame ac-side and circulating current control for different values of T_d . As seen in the figure, the control system time delay has negligible effect on the magnitude of the admittance, but affects the phase in the high-frequency region. For instance, with a $200 \mu\text{s}$ time delay, the phase drops below -90° at approximately 2000 Hz, implying nonpassivity of $Y_{dc}(s)$, which may indicate closed-loop system instability [11], [40].

C. Effect of the Closed-Loop Scheme

Bode diagrams of the dc-side admittance of the MMC with both types of insertion index computation, i.e., open-loop and closed-loop schemes, are shown in Fig. 9. The analytical model derived for the closed-loop scheme (blue line) matches the experimental results (blue dots), confirming the validity of the model in spite of the approximations made when linearizing the equations describing the system. Significant differences can be




Fig. 9. Bode diagram of the MMC dc-side admittance for different types of insertion index computation: Open-loop scheme (red) and closed-loop scheme (blue), and simplified model based on (46) (green). The converter is operated with dq -frame ac-side current control and circulating current control. In the closed-loop scheme, an arm-balancing controller is also implemented. The analytical models are indicated by the solid lines and the measurements with dots.




Fig. 10. Admittance error analysis between the analytical models (only five perturbation components and two steady-state components) of the open-loop (red) and the closed-loop (blue) schemes and the detailed simulation models in MATLAB/Simulink (all frequency components). The error is negligible for frequencies beyond that shown in the plot.

observed in the dc-side admittance of the converter when using the open-loop or the closed-loop scheme. An additional phase rotation is introduced in the admittance Bode plot in the closed-loop scheme due to the presence of the arm-balancing controller. In the considered operating point with the controller settings introduced in Table III, the admittance magnitude is lower with the closed-loop scheme than that of the open-loop scheme in nearly the whole frequency range within the bandwidth of the controllers.

The error between the presented analytical models, which take into account a finite number of perturbation and steady-state frequency components, and time-domain simulations in MATLAB/Simulink, which consider all harmonics is given in Fig. 10, to provide an overview of the model accuracy. With the open-loop scheme of insertion index calculation, the error is quite low. Due to linearizations and simplifications made in (39) and (41), the error of the analytical model of the closed-loop




Fig. 11. Bode diagram of the MMC dc-side admittance for different values of arm-balancing controller average gain K_{Σ} . The converter is operated with dq -frame ac-side current control and circulating current control with closed-loop insertion index computation. The analytical models are shown by solid lines and the measurements by dots.




Fig. 12. Bode diagram of the MMC dc-side admittance for different values of arm-balancing controller imbalance gain K_{Δ} . The converter is operated with dq -frame ac-side current control and circulating current control with closed-loop insertion index computation. The analytical models are shown by solid lines and the measurements by dots.

scheme has grown larger compared to that of the open-loop scheme, especially around the resonant peak introduced by the arm-balancing controller. Nevertheless, the closed-loop model calculates the admittance with relatively low error in most frequencies, as verified by the experimental results seen in Fig. 9.

D. Impact of the Arm-Balancing Controller Parameters

For the closed-loop computation of the insertion indices, the admittance shaping effect of variations in average and imbalance gains of the arm-balancing controller is investigated. To this end, the aforementioned proportional gains are varied by $\pm 25\%$ and the dc-side admittance is computed by the analytical model and measured with the experimental setup. The results demonstrate good matching between the analytical model and the measurements, further proving the validity of the model.

The effect of the variations in K_{Σ} is shown in Fig. 11. It can be observed that an increase in the average gain of the arm-balancing controller reduces the admittance magnitude at the

resonance frequency around 60 Hz and augments the phase rotation. In addition, the said resonance frequency slightly decreases with an increase in K_{Σ} . Differences in the admittance magnitude and phase between the dc and the fundamental frequency can also be observed when K_{Σ} is varied. Similarly, variations in the imbalance gain K_{Δ} affect the impedance shape around 60 Hz, as seen in Fig. 12. However, this time, the resonance frequency slightly increases when K_{Δ} becomes greater.

V. CONCLUSION

In this article, an analytical frequency-domain model is derived based on a combination of harmonic linearization and frequency-domain representation, which calculates the admittance of an MMC seen from its dc-side. Different control schemes are incorporated into the model and the admittance-shaping effect of each control scheme and their control elements is assessed using Bode plots of the admittance. An analytical dc-side admittance model is developed for closed-loop voltage control of the converter, where the measured sum-capacitor voltages are used in the computation of the insertion indices. The validity of the developed models is verified using experiments on a down-scaled prototype as well as a time-domain simulation model of the same system. It is shown that the results from the analytical model match closely those obtained from the experiment in spite of the complexities introduced to the admittance expression by the inclusion of control schemes and the nonlinearities. The results indicate the strong admittance shaping impact of the inner and outer control loops with the open-loop voltage control, as well as the arm-balancing control loop with the closed-loop voltage control. The developed model can be used in the future studies to assess the stability of the dc grid in point-to-point or multiterminal configurations, e.g., by means of impedance-based stability criteria.

APPENDIX

A. Steady-State Components of the Converter Variables

For the linear system considered in (43), the approximated steady-state values of the converter variables are given. These values appear as coefficients in A_p and B_p .

1) *Upper Arm Current*: Assuming that the ac-side current and the circulating current track their references accurately, we obtain

$$I_u(0) = i_c^* \quad I_u(f_1) = \frac{I_s(f_1)}{2} \quad I_s(f_1) = \frac{i_{sd}^* + j i_{sq}^*}{2}. \quad (47)$$

2) *Upper Arm Sum Capacitor Voltage*: The dc component of the sum capacitor voltage is approximately equal to the dc-bus voltage reference in steady state. The fundamental frequency component of V_{Cu}^{Σ} is obtained evaluating (4) at the said frequency

$$V_{Cu}^{\Sigma}(0) = v_d^* \quad V_{Cu}^{\Sigma}(f_1) = \frac{I_u(f_1)N_u(0) + N_u(f_1)I_u(0)}{j\omega_1 C}. \quad (48)$$

3) *Upper Arm Voltage Reference*: With the closed-loop scheme, the ac- and the dc-sides of the converter are decoupled.

This allows approximating the upper arm voltage reference as follows:

$$V_u^*(0) = e_1^* \quad V_u^*(f_1) = -E(f_1) = e_1^*/2. \quad (49)$$

4) *Upper Arm Insertion Index*: Assuming that the voltage references v_s^* and v_c^* are generated in an open-loop fashion, i.e., $v_s^* = e_1^* \cos[\hat{\theta}]$ and $v_c^* = v_d^*$, and neglecting control system time delay, we obtain

$$N_u(0) = \frac{1}{2} \quad N_u(f_1) = -\frac{e_1^*}{2v_d^*}. \quad (50)$$

B. Perturbation Components of the Converter Variables

The expressions describing the components of the upper arm current, upper arm voltage, and upper arm sum capacitor voltage at $f_p \pm f_1$ and $f_p \pm 2f_1$ are given.

1) *Upper Arm Current*: Obtained similar to (23). Notice the absence of the zero-sequence component of i_u in the equations

$$I_u(f_p - f_1) = -\frac{V_u(f_p - f_1)}{j(\omega_p - \omega_1)L + R} \quad (51)$$

$$I_u(f_p + f_1) = -\frac{V_u(f_p + f_1)}{j(\omega_p + \omega_1)L + R} \quad (52)$$

$$I_u(f_p - 2f_1) = -\frac{V_u(f_p - 2f_1)}{j(\omega_p - 2\omega_1)L + R} \quad (53)$$

$$I_u(f_p + 2f_1) = -\frac{V_u(f_p + 2f_1)}{j(\omega_p + 2\omega_1)L + R}. \quad (54)$$

2) *Upper Arm Sum Capacitor Voltage*: Obtained similar to (25)

$$\begin{aligned} V_{Cu}^{\Sigma}(f_p - f_1) = & \frac{1}{j(\omega_p - \omega_1)C} [I_u(f_p - f_1)N_u(0) \\ & + N_u(f_p - f_1)I_u(0) + I_u(f_p - 2f_1)N_u(f_1) \\ & + N_u(f_p - 2f_1)I_u(f_1) + I_u(f_p)\overline{N_u(f_1)} \\ & + N_u(f_p)\overline{I_u(f_1)}] \end{aligned} \quad (55)$$

$$\begin{aligned} V_{Cu}^{\Sigma}(f_p + f_1) = & \frac{1}{j(\omega_p + \omega_1)C} [I_u(f_p + f_1)N_u(0) \\ & + N_u(f_p + f_1)I_u(0) + I_u(f_p)N_u(f_1) \\ & + N_u(f_p)I_u(f_1) + I_u(f_p + 2f_1)\overline{N_u(f_1)} \\ & + N_u(f_p + 2f_1)\overline{I_u(f_1)}] \end{aligned} \quad (56)$$

$$\begin{aligned} V_{Cu}^{\Sigma}(f_p - 2f_1) = & \frac{1}{j(\omega_p - 2\omega_1)C} [I_u(f_p - 2f_1)N_u(0) \\ & + N_u(f_p - 2f_1)I_u(0) \\ & + I_u(f_p - f_1)\overline{N_u(f_1)} \\ & + N_u(f_p - f_1)\overline{I_u(f_1)}] \end{aligned} \quad (57)$$

$$V_{Cu}^{\Sigma}(f_p + 2f_1) = \frac{1}{j(\omega_p + 2\omega_1)C} [I_u(f_p + 2f_1)N_u(0) + N_u(f_p + 2f_1)I_u(0) + I_u(f_p + f_1)N_u(f_1) + N_u(f_p + f_1)I_u(f_1)]. \quad (58)$$

3) *Upper Arm Voltage*: Obtained similar to (24)

$$V_u(f_p - f_1) = V_{Cu}^{\Sigma}(f_p - f_1)N_u(0) + N_u(f_p - f_1)V_{Cu}^{\Sigma}(0) + V_{Cu}^{\Sigma}(f_p - 2f_1)N_u(f_1) + N_u(f_p - 2f_1)V_{Cu}^{\Sigma}(f_1) + V_{Cu}^{\Sigma}(f_p)\overline{N_u(f_1)} + N_u(f_p)\overline{V_{Cu}^{\Sigma}(f_1)} \quad (59)$$

$$V_u(f_p + f_1) = V_{Cu}^{\Sigma}(f_p + f_1)N_u(0) + N_u(f_p + f_1)V_{Cu}^{\Sigma}(0) + V_{Cu}^{\Sigma}(f_p)N_u(f_1) + N_u(f_p)V_{Cu}^{\Sigma}(f_1) + V_{Cu}^{\Sigma}(f_p + 2f_1)\overline{N_u(f_1)} + N_u(f_p + 2f_1)\overline{V_{Cu}^{\Sigma}(f_1)} \quad (60)$$

$$V_u(f_p - 2f_1) = V_{Cu}^{\Sigma}(f_p - 2f_1)N_u(0) + N_u(f_p - 2f_1)V_{Cu}^{\Sigma}(0) + V_{Cu}^{\Sigma}(f_p - f_1)\overline{N_u(f_1)} + N_u(f_p - f_1)\overline{V_{Cu}^{\Sigma}(f_1)} \quad (61)$$

$$V_u(f_p + 2f_1) = V_{Cu}^{\Sigma}(f_p + 2f_1)N_u(0) + N_u(f_p + 2f_1)V_{Cu}^{\Sigma}(0) + V_{Cu}^{\Sigma}(f_p + f_1)N_u(f_1) + N_u(f_p + f_1)V_{Cu}^{\Sigma}(f_1). \quad (62)$$

4) *Upper Arm Insertion Index*: Obtained similar to (42), the perturbation frequency components of n_u at $f_p \pm f_1$ and $f_p \pm 2f_1$ including the effect of the arm-balancing controller, are calculated as

$$\frac{N_u(f_p - 2f_1)}{e^{-j(\omega_p - 2\omega_1)T_d}} = \left[\frac{G_{cc}[j(\omega_p - 2\omega_1)]}{v_{C0}^{\Sigma}} I_u(f_p - 2f_1) + \left(\frac{K_{\Sigma}}{v_{C0}^{\Sigma}} - \frac{V_u^*(0)}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p - 2f_1) - \left(\frac{K_{\Delta}}{v_{C0}^{\Sigma}} - \frac{\overline{V_u^*(f_1)}}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p - f_1) \right] \quad (63)$$

$$N_u(f_p - f_1) = -e^{-j(\omega_p - \omega_1)T_d} \left[\frac{V_{Cu}^{\Sigma}(f_p - f_1)V_u^*(0)}{(v_{C0}^{\Sigma})^2} + \frac{V_{Cu}^{\Sigma}(f_p - 2f_1)V_u^*(f_1)}{(v_{C0}^{\Sigma})^2} + \frac{V_{Cu}^{\Sigma}(f_p)\overline{V_u^*(f_1)}}{(v_{C0}^{\Sigma})^2} \right] \quad (64)$$

$$N_u(f_p + f_1) = -e^{-j(\omega_p + \omega_1)T_d} \left[\frac{V_{Cu}^{\Sigma}(f_p + f_1)V_u^*(0)}{(v_{C0}^{\Sigma})^2} \right]$$

$$+ \frac{V_{Cu}^{\Sigma}(f_p + 2f_1)\overline{V_u^*(f_1)}}{(v_{C0}^{\Sigma})^2} + \frac{V_{Cu}^{\Sigma}(f_p)V_u^*(f_1)}{(v_{C0}^{\Sigma})^2} \quad (65)$$

$$\frac{N_u(f_p + 2f_1)}{e^{-j(\omega_p + 2\omega_1)T_d}} = \left[\frac{G_{cc}[j(\omega_p + 2\omega_1)]}{v_{C0}^{\Sigma}} I_u(f_p + 2f_1) + \left(\frac{K_{\Sigma}}{v_{C0}^{\Sigma}} - \frac{V_u^*(0)}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p + 2f_1) - \left(\frac{K_{\Delta}}{v_{C0}^{\Sigma}} - \frac{V_u^*(f_1)}{(v_{C0}^{\Sigma})^2} \right) V_{Cu}^{\Sigma}(f_p - f_1) \right]. \quad (66)$$

ACKNOWLEDGMENT

The authors would like to thank Dr. P. Bakas for his support and helpful comments during the experimental work in this article.

REFERENCES

- [1] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Bologna Power Tech Conf.*, Bologna, Italy, Jun. 2003, doi: 10.1109/PTC.2003.1304403.
- [2] S. Allebrod, R. J. Hamerski, and R. Marquardt, "New transformerless, scalable modular multilevel converters for HVDC-transmission," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2008, pp. 174–179.
- [3] B. Jacobson, P. Karlsson, G. Asplund, L. Harnefors, and T. Jonsson, "VSC-HVDC transmission with cascaded two-level converters," in *Proc. Cigré Session*, 2010, pp. B4–B110.
- [4] M. Winkelkemper, A. Korn, and P. Steimer, "A modular direct converter for transformerless rail interties," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jul. 2010, pp. 562–567.
- [5] M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786–1799, Jul. 2010.
- [6] C. Zou *et al.* "Analysis of resonance between a VSC-HVDC converter and the ac grid," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10157–10168, Feb. 2018.
- [7] N. Prabhu and K. R. Padiyar, "Investigation of subsynchronous resonance with VSC-based HVDC transmission systems," *IEEE Trans. Power Del.*, vol. 24, no. 1, pp. 433–440, Jan. 2009.
- [8] G. Pinares and M. Bongiorno, "Analysis and mitigation of instabilities originated from dc-side resonances in VSC-HVDC systems," *IEEE Trans. Ind. Appl.*, vol. 52, no. 4, pp. 2807–2815, Apr. 2016.
- [9] M. Barnes and A. Beddard, "Voltage source converter HVDC links—The state of the art and issues going forward," *Energy Procedia*, vol. 24, pp. 108–122, Jan. 2012.
- [10] Y. *et al.* "Modeling and damping control of modular multilevel converter based dc grid," *IEEE Trans. Power Syst.*, vol. 33, no. 1, pp. 723–735, Jan. 2018.
- [11] L. Harnefors, X. Wang, A. G. Yepes, and F. Blaabjerg, "Passivity-based stability assessment of grid-connected VSCs—An overview," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 1, pp. 116–125, Mar. 2016.
- [12] G. Stamatiou and M. Bongiorno, "Stability analysis of two-terminal VSC-HVDC systems using the net-damping criterion," *IEEE Trans. Power Del.*, vol. 31, no. 4, pp. 1748–1756, Jan. 2016.
- [13] J. Sun, "Impedance-based stability criterion for grid-connected inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3075–3078, Nov. 2011.
- [14] J. Sun, "Small-signal methods for ac distributed power systems—A review," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2545–2554, Aug. 2009.
- [15] M. Beza, M. Bongiorno, and G. Stamatiou, "Analytical derivation of the ac-side input admittance of a modular multilevel converter with open- and closed-loop control strategies," *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 248–256, May 2018.
- [16] J. Khazaei, M. Beza, and M. Bongiorno, "Impedance analysis of modular multi-level converters connected to weak ac grids," *IEEE Trans. Power Syst.*, vol. 33, no. 4, pp. 4015–4025, Jul. 2018.

- [17] J. Sun and H. Liu, "Sequence impedance modeling of modular multilevel converters," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 5, no. 4, pp. 1427–1443, Dec. 2017.
- [18] J. Lyu, Q. Chen, and X. Cai, "Impedance modeling of modular multilevel converters by harmonic linearization," in *Proc. IEEE 17th Workshop Control Model. Power Electron.*, Jun. 2016, pp. 1–6.
- [19] L. Bessegato, L. Harnefors, K. Ilves, and S. Norrga, "A method for the calculation of the ac-side admittance of a modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4161–4172, May 2019.
- [20] L. Bessegato, K. Ilves, L. Harnefors, and S. Norrga, "Effects of control on the ac-side admittance of a modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7206–7220, Aug. 2019.
- [21] Z. Zhang, Z. Xu, Y. Xue, and G. Tang, "DC-side harmonic currents calculation and dc-loop resonance analysis for an LCC-MMC hybrid HVDC transmission system," *IEEE Trans. Power Del.*, vol. 30, no. 2, pp. 642–651, Jan. 2015.
- [22] J. Lyu, X. Zhang, Z. Ma, and X. Cai, "A novel DC-side-port impedance modeling of modular multilevel converters based on harmonic state space method," in *Proc. Int. Power Electron. Conf.*, May. 2018, pp. 4162–4167.
- [23] G. Stamatiou, M. Beza, M. Bongiorno, and L. Harnefors, "Analytical derivation of the DC-side input admittance of the direct-voltage controlled modular multilevel converter," *IET Gener., Transmiss., Distrib.*, vol. 11, no. 16, pp. 4018–4030, Nov. 2017.
- [24] L. Xu, L. Fan, and Z. Miao, "DC impedance-model-based resonance analysis of a VSC-HVDC system," *IEEE Trans. Power Del.*, vol. 30, no. 3, pp. 1221–1230, Nov. 2015.
- [25] Ö. C. Sakinci and J. Beerten, "Input admittance calculation of the modular multilevel converter using a linearized dynamic phasor model," in *Proc. 45th Annu. Conf. IEEE Ind. Electron. Soc.*, vol. 1, Oct. 2019, pp. 4831–4836.
- [26] K. Ji, H. Pang, J. Yang, and G. Tang, "DC side harmonic resonance analysis of MMC-HVDC considering wind farm integration," *IEEE Trans. Power Del.*, in print, doi: [10.1109/TPWRD.2020.2982276](https://doi.org/10.1109/TPWRD.2020.2982276).
- [27] K. Ji, G. Tang, J. Yang, Y. Li, and D. Liu, "Harmonic stability analysis of MMC-based DC system using DC impedance model," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1152–1163, Jun. 2020.
- [28] Z. Xu *et al.*, "A complete HSS-based impedance model of MMC considering grid impedance coupling," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 12929–12948, May 2020.
- [29] Z. Li *et al.*, "Accurate impedance modeling and control strategy for improving the stability of dc system in multiterminal MMC-based dc grid," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10026–10049, Feb. 2020.
- [30] K. Sharifabadi, L. Harnefors, H.-P. Nee, S. Norrga, and R. Teodorescu, *Design, Control and Application of Modular Multilevel Converters for HVDC Transmission Systems*. Chichester, U.K.: Wiley, 2016.
- [31] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular multilevel converters for HVDC applications: Review on converter cells and functionalities," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 18–36, Jan. 2015.
- [32] L. Harnefors, A. Antonopoulos, S. Norrga, L. Angquist, and H.-P. Nee, "Dynamic analysis of modular multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2526–2537, Jul. 2013.
- [33] M. Saeedifard and R. Iravani, "Dynamic performance of a modular multilevel back-to-back HVDC system," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2903–2912, Oct. 2010.
- [34] A. Antonopoulos, L. Angquist, and H. Nee, "On dynamics and voltage control of the modular multilevel converter," in *Proc. 13th Eur. Conf. Power Electron. Appl.*, 2009, pp. 1–10.
- [35] Z. Li, P. Wang, Z. Chu, H. Zhu, Y. Luo, and Y. Li, "An inner current suppressing method for modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4873–4879, Jan. 2013.
- [36] M. Cespedes and J. Sun, "Impedance modeling and analysis of grid-connected voltage-source converters," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1254–1261, Mar. 2014.
- [37] L. Bessegato, A. Narula, P. Bakas, and S. Norrga, "Design of a modular multilevel converter prototype for research purposes," in *Proc. 20th Eur. Conf. Power Electron. Appl.*, 2018, pp. 1–10.
- [38] K. Ilves, L. Harnefors, S. Norrga, and H.-P. Nee, "Analysis and operation of modular multilevel converters with phase-shifted carrier PWM," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 268–283, Jan. 2015.
- [39] H. Wu and X. Wang, "Dynamic impact of zero-sequence circulating current on modular multilevel converters: Complex-valued AC impedance modeling and analysis," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1947–1963, Jun. 2020.

- [40] A. Bayo-Salas, T. Roose, and J. Beerten, "Frequency-domain modeling and assessment of AC and DC electromagnetic stability in MMC-based VSC-HVDC links," in *Proc. 44th Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2018, pp. 6015–6020.



Mehrdad Nahalparvari (Graduate Student Member, IEEE) received the M.Sc. degree in power electronics from Tampere University, Tampere, Finland, in 2019. He is currently working toward the Ph.D. degree in electrical engineering with the KTH Royal Institute of Technology, Stockholm, Sweden.

His research interests include modeling and control of power electronic converters.



Mohsen Asoodar (Graduate Student Member, IEEE) received the M.Sc. degree in electrical engineering from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2014.

He joined ABB Corporate Research, Västerås, Sweden, as a Research Scientist in 2014, and later as a Research and Development Engineer with ABB FACTS, Västerås. He is currently with Hitachi-ABB Power Grids, Sweden, within the Technology and Solutions Development Team, as a Senior Research and Development Engineer. His research interests

include design, control, and grid integration of power electronic systems.



Luca Bessegato (Member, IEEE) received the M.Sc. degree in electronic engineering from the University of Padova, Padova, Italy, in 2014, and the Ph.D. degree in electrical engineering from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2019.

His research interests include modeling and control of modular multilevel converters and STATCOMs.



Staffan Norrga (Member, IEEE) was born in Lidköping, Sweden, in 1968. He received the M.Sc. degree in applied physics from the Linköping Institute of Technology, Linköping, Sweden, in 1993, and the Ph.D. degree in electrical engineering from the Royal Institute of Technology (KTH), Stockholm, Sweden, in 2005.

Between 1994 and 2011, he was a Development Engineer with ABB, Västerås, Sweden, in various power-electronics-related areas, such as railway traction systems and converters for HVdc power transmission systems. He is currently an Associate Professor in power electronics with KTH. He is the inventor or co-inventor of more than ten granted patents and has authored or coauthored more than 100 scientific papers published at international conferences or in journals. His research interests include power electronics and its applications in power grids, renewables, and electric vehicles.



Hans-Peter Nee (Fellow, IEEE) was born in Västerås, Sweden, in 1963. He received the M.Sc., Licentiate, and Ph.D. degrees in electrical engineering from the Royal Institute of Technology (KTH), Stockholm, Sweden, in 1987, 1992, and 1996, respectively.

Since 1999, he has been a Professor of power electronics with the Department of Electrical Engineering, KTH. His research interests include power electronic converters, semiconductor components, and control aspects of utility applications, such as flexible ac transmission systems and high-voltage direct-current transmission, and variable-speed drives.

Dr. Nee was a member of the Board of the IEEE Sweden Section for many years and was the Chair of the Board from 2002 to 2003. He is also a member of the European Power Electronics and Drives Association and is involved with its Executive Council and International Scientific Committee.