

# Improved Maximum Boost Control and Reduced Common-Mode Voltage Switching Patterns of Three-Level Z-Source Inverter

Satwant Singh <sup>1</sup> and Santosh Sonar <sup>2</sup>, *Member, IEEE*

**Abstract**—The maximum boost control (MBC) technique of voltage boosting offers the highest output voltage gain among other boost control techniques of Z-source inverter (ZSI). But, this technique suffers from the major drawback of sixth fundamental frequency (6<sup>th</sup>F1) ripple components of the impedance network inductor current. Due to this, the size/cost of the impedance network increases, which limits the practical applications of MBC. This article proposes an improved version of MBC via appropriate modification in the conventional space vector pulse width modulation of three-level ZSI (3L-ZSI). The improved MBC eliminates the problem of the 6<sup>th</sup>F1 impedance network inductor current ripple of 3L-ZSI without affecting its input/output gain and switching stress across power switches as compared to the existing MBC. Also, two new improved reduced common-mode voltage (RCMV) switching patterns have been proposed. As compared to the existing ones, the proposed RCMV switching patterns of 3L-ZSI offers reduced size of the impedance network while limiting the common-mode voltage magnitude to one-sixth of the available dc-link voltage. The above-mentioned findings have been successfully validated using theoretical analysis, simulation, and experimental results.

**Index Terms**—Common-mode voltage (CMV), controlled diode bridge clamped (CDBC) Z-source inverter (ZSI), maximum boost control (MBC), space vector pulse width modulation (SVPWM), three-level ZSI (3L-ZSI).

## I. INTRODUCTION

THE arrangement of impedance network-based single-stage buck–boost dc to ac power conversion is popular in distributed power generation applications [1]–[2]. This arrangement offers reduced cost, increased reliability, and improved power quality features as compared to the conventional voltage source inverters (VSIs). From the aspect of power quality and  $dv/dt$  across power switches, multilevel inverter configurations are a better option [3]. Impedance network-based various three-level buck–boost inverter topologies present in the literature are: Z-source/qZ-source inverters [4]–[18], LC switching based neutral-point clamped inverters [19], LCCT-derived three-level

inverters [20], switched boost inverters [21]–[23], and topology of those presented in [24]. The major difference between these topologies is the type of an impedance network used before the inverter switches. The common aspect of these inverters is the integration of the shoot-through (ST) state into the pulsewidth modulation (PWM) switching pattern. ST state is used to short circuit the impedance network. Normally, the null interval of the PWM technique is used for ST insertion.

Depending upon the utilization of the null interval as ST state, three main voltage boosting techniques in ZSI are as follows: simple boost control (SBC) [15], maximum boost control (MBC) [25], and maximum constant boost control (MCBC) [30]. Out of SBC, MBC, and MCBC, the maximum utilization of the null interval has been done in MBC to increase the output voltage gain of the inverter and to reduce the switching stress across the power switches. Whether two-level or three-level VSI/ZSI, the null interval always changes with frequency equals to six times the fundamental frequency. Since the null interval of each carrier cycle is fully replaced by ST states in MBC, it causes lower order ripple components in the impedance network inductor current. This drawback limits the practical applications of the MBC technique.

Next, the magnitude and the rate of change of common-mode voltage (CMV) is an important concern when inverters are used in motor drives or any distributed power generation application. The major problems associated with CMV are ground leakage current in photo voltaic (PV) power generation, shaft voltage, bearing currents, and electromagnetic interference in motor drive application [2], [7], [15], [16]. The existing reduced CMV (RCMV) techniques of 3L-ZSI/q-ZSI have been analyzed based on some important factors. Their detailed analysis is summarized in Table I.

In this article, first, an improved MBC (IMBC) has been proposed by modifying the conventional space vector pulse width modulation (SVPWM) switching diagram of three-level ZSI (3L-ZSI). The modified SVPWM doubles the frequency of the null interval as compared to the conventional SVPWM. This helps in eliminating the problem of 6<sup>th</sup> F1 ripple components of inductor current prevailed in existing MBC. After that, two new RCMV switching patterns have been proposed for a 3L-ZSI. The following major demerits (see Table I) have been considered to avoid in the proposed RCMV switching patterns:

- 1) unbalanced inductor voltage boosting per carrier cycle as in origin shifted 60° discontinuous of [4];

Manuscript received March 24, 2020; revised July 7, 2020, August 21, 2020, and October 4, 2020; accepted November 11, 2020. Date of publication November 26, 2020; date of current version February 5, 2021. Recommended for publication by Associate Editor E. Babaei. (*Corresponding author: Santosh Sonar.*)

The authors are with the Electrical and Instrumentation Engineering Department, Thapar Institute of Engineering and Technology, Patiala 147004, India (e-mail: singhsatwant333@gmail.com; santosh.sonar@thapar.edu).

Color versions of one or more of the figures in this article are available online at <https://doi.org/10.1109/TPEL.2020.3040908>.

Digital Object Identifier 10.1109/TPEL.2020.3040908

TABLE I  
ANALYSIS OF EXISTING RCMV PWM TECHNIQUES OF 3L-ZSI/Q-ZSI

Existing techniques	Merits	Demerits	Remarks
Origin shifted 60 degree discontinuous of [4],	<ul style="list-style-type: none"> <li>➤ Nearest three vector (NTV) switching</li> <li>➤ CMV limited to <math>\pm BV_{dc}/6</math></li> </ul>	<ul style="list-style-type: none"> <li>➤ Unbalanced inductor voltage boosting per carrier cycle</li> <li>➤ Large inductor size requirement</li> </ul>	➤ Used either upper or lower ST state in half carrier cycle
APOD of [5], [8]	<ul style="list-style-type: none"> <li>➤ CMV limited to <math>\pm BV_{dc}/6</math></li> <li>➤ Balanced inductor voltage boosting per carrier cycle</li> </ul>	<ul style="list-style-type: none"> <li>➤ Non -NTV switching</li> <li>➤ Require synchronization of two phase legs for ST insertion if minimum six switching transitions per half carrier cycle is desired</li> </ul>	➤ Used full dc-link ST state, 1 per half carrier cycle
RCMV of [6] and [7]	<ul style="list-style-type: none"> <li>➤ Ideally zero CMV</li> <li>➤ Balanced inductor voltage boosting per carrier cycle</li> </ul>	<ul style="list-style-type: none"> <li>➤ Increased switching transitions (12 per half carrier cycle)</li> <li>➤ Non-NTV switching</li> <li>➤ Large switching vector are unused. This leads to underutilization of available dc link</li> </ul>	➤ Used full dc-link ST state, 2 per half carrier cycle
Switching technique of [15], [16]	<ul style="list-style-type: none"> <li>➤ CMV limited to <math>\pm BV_{dc}/6</math></li> <li>➤ Balanced inductor voltage boosting per carrier cycle</li> </ul>	<ul style="list-style-type: none"> <li>➤ Increased switching transitions (8 per half carrier cycle)</li> <li>➤ Non-NTV switching</li> </ul>	➤ Used full dc-link ST state, 1 per half carrier cycle

Common demerit of sine –triangle comparison based PWM techniques

➤ Increased complexity of implementation because at least 5 reference signal and 2 triangular signal are required for the generation of gating signals. The number of reference signal increases further if the range of modulation index up to 1.15 is desired.

- 2) increased number of switching transitions per carrier cycle as in RCMV technique of [6] and [7] and switching technique of [15] and [16];
- 3) increased complexity of implementation of ST state arises due to phase legs synchronization as in alternate phase opposition disposition (APOD) of [5] and [8];
- 4) increased size of the impedance network because of the lower switching frequency of the impedance network [4],[5],[8],[15],[16];
- 5) the complexity of overall implementation as the sine-triangle comparison approach of PWM generation requires several reference signals for the generation of gating pulses.

Depending upon the RCMV switching patterns, the proposed PWM techniques have been named as ZSVM\_1TI and ZSVM\_2TI. Both proposed techniques use the same modified SVPWM switching diagram and IMBC of voltage boosting. These techniques of 3L-ZSI results in reduced CMV magnitude (limited to one-sixth of available dc-link voltage), reduced size of impedance network, increased dc bus utilization, and ease of implementation of ST states.

This article is organized as follows. Section II gives a brief introduction to the 3L-ZSI. Existing and proposed modified SVPWM switching diagrams have been explained in Section III. Section IV presents a detailed explanation of the improved MBC of the 3L-ZSI. In Section V, the proposed RCMV switching patterns have been presented. Comparison of the switching techniques have been given in Section VI. Simulation and experimental results have been presented in Section VII and Section VIII gives a final discussion. Finally, Section IX concludes this article.

## II. THREE-LEVEL ZSI (3L-ZSI)

The two main three-level inverter topologies popular in ZSI/q-ZSIs are neutral-point clamped configuration [4] and T-type configuration [9]. For low-voltage applications, T-type configurations are beneficial as compared to the NPC configuration




Fig. 1. Configuration of three-phase three-level controlled diode bridge clamped (CDBC) ZSI.

TABLE II  
SWITCHING STATES OF CDBC ZSI

Switching state type	ON switch	$V_{Yn}$ (pole voltage)	States/switches position
NST	SX1	$0.5 \cdot BV_{dc}$	P/100
NST	SX2	0	O/010
NST	SX3	$-0.5 \cdot BV_{dc}$	N/001
FST	SX1, SX3	0	F/101

X = A, B, C and Y = a, b, c

[26]. This article uses alternate configuration, which is a controlled diode bridge clamped (CDBC) three-level inverter [27]. This topology is very similar to the T-type except the type of the bidirectional switch. CDBC configuration based 3L-ZSI is shown in Fig. 1. The main motive to use CDBC configuration based ZSI is given in Section VI-C. The operating principle of a CDBC ZSI can be understood from Table II. The switching states have been denoted using four letters, “P,” “O,” “N,” and “F.” The letter “P” indicates that the phase leg is connected to the positive dc bus by ON upper switch of a phase leg. Similarly, the letter “O”/ “N” indicates that the phase leg is connected to the midpoint/ negative point of the dc bus by ON middle/lower switch of a phase leg. The letter “F” indicates that the phase leg is shorted via upper and lower switches ON of the same phase




Fig. 2. Equivalent circuit diagram of 3L-ZSI during FST state.

TABLE III  
DESCRIPTION OF USED ST VECTORS

ST vectors	Pole Voltage	Line Voltage	CMV
FON, OPF, NFO, FOP, ONF, PFO, POF, OFN, FPO, NOF, OFP, FNO	$V_{an} = V_{bn} = V_{cn} = 0$	$V_{ab} = V_{bc} = V_{ca} = 0$	$V_{cmv} = 0$

leg. The position of power switches during switching states P, O, N, and F is shown in Table II.

In this article, the approach of full dc-link ST (FST) [5] has been used. The equivalent circuit diagram of the 3L-ZSI during the FST state is shown in Fig. 2.

Used ST switching vectors and their generated pole/line voltage and CMV have been tabulated in Table III. These vectors produce zero pole/line voltage and zero CMV irrespective of the switching position of the individual phase legs.

A quick review of the applicable formulas for the 3L-ZSI operating under FST approach (considering  $L_1 = L_2 = L$ ;  $C_3 = C_4 = C$ ) is given as follows [25].

Peak dc-link voltage ( $\hat{v}_i$ ):

$$\hat{v}_i = \left( \frac{1}{1 - 2 \cdot D} \right) V_{dc} = BV_{dc} \quad (1)$$

$$B = \frac{1}{1 - 2 \cdot D} \quad (2)$$

where “ $D$ ” and “ $B$ ” are ST duty ratio and boost factor, respectively.

The voltage gain “ $G$ ” of the inverter and the switching stress across inverter switches “ $V_s$ ” can be expressed as

$$G = M \cdot B \quad (3)$$

where “ $M$ ” is the modulation index

$$V_s = BV_{dc}. \quad (4)$$

The CMV is defined as

$$V_{cmv} = \frac{V_{an} + V_{bn} + V_{cn}}{3} \quad (5)$$

where  $V_{an}$ ,  $V_{bn}$ , and  $V_{cn}$  are the pole voltages.

### III. PROPOSED MODIFIED SVPWM SWITCHING STATE DIAGRAM

The conventional and the proposed modified SVPWM switching diagrams differ in the length and dwell time duration of switching vectors. This is illustrated as follows.

#### A. Brief Review of the Conventional SVPWM Switching Diagram

The conventional SVPWM switching state diagram is shown in Fig. 3(a). For the reference sinusoidal line-voltage signals of peak equal to  $1 \cdot BV_{dc}$ , the magnitude of the resultant signal is always constant (i.e.,  $1 \cdot BV_{dc}$ ). This is shown in Fig. 4. Mathematically, these reference line-voltage signals can be written as

$$V_{ab} = \sin \left( 2\pi/3 + \alpha \right) \quad (6)$$

$$V_{bc} = \sin \left( \alpha \right) \quad (7)$$

$$V_{ca} = \sin \left( 4\pi/3 + \alpha \right). \quad (8)$$

As per Clark’s transformation, the calculated lengths (line quantities) of large ( $V1$ – $V6$ ) and medium ( $V13$ – $V18$ ) switching vectors are  $1.154 \cdot BV_{dc}$  and  $1 \cdot BV_{dc}$ , respectively.

As seen in Fig. 3(a), the maximum value of the reference vector ( $V_{ref}$ ) in linear operating region is equal to the length of the medium vector

$$V_{ref, \max} = 1 \cdot BV_{dc}. \quad (9)$$

The modulation index, in this case, is defined as per [28]

$$M_{ex} = \frac{2 \cdot V_{ref}}{\sqrt{3} \cdot BV_{dc}}. \quad (10)$$

The maximum modulation index can be found by substituting (9) into (10), which is given as follows:

$$M_{ex, (\max)} = 1.154. \quad (11)$$

The maximum available rms value of the fundamental line voltage can be expressed as

$$V_{ab, \text{rms}} (\max) = \frac{\sqrt{3}}{2\sqrt{2}} M_{ex, (\max)} \cdot BV_{dc}. \quad (12)$$

Substituting (11) into (12), we get

$$V_{ab, \text{rms}} (\max) = 0.707 \cdot BV_{dc}. \quad (13)$$

The conventional SVPWM approach has been used in [15] for 3L-ZSI where the dwell time of switching vectors in triangle T1 have been calculated using the following formulas:

$$T_{a\_ex} = \left( \frac{V_{ref}}{1.15 \cdot BV_{dc}} \right) \left( \frac{\sin(\pi/6 - \alpha)}{\sin(\pi/6)} \right) \cdot T_s \quad (14)$$

$$T_{b\_ex} = \left( \frac{V_{ref}}{1 \cdot BV_{dc}} \right) \left( \frac{\sin(\alpha)}{\sin(\pi/6)} \right) \cdot T_s \quad (15)$$

$$T_{z\_ex} = T_s - T_{a\_ex} - T_{b\_ex} \quad (16)$$




Fig. 3. SVPWM switching diagram of 3L-ZSI. (a) Conventional space vector hexagon [15]. (b) Proposed 12-sided polygon.




Fig. 4. Reference line voltages and their resultant magnitude signal of the conventional SVPWM.

where  $T_{a,ex}$ , and  $T_{b,ex}$  are the active vector time durations,  $T_{z,ex}$  is the time duration of the null vector, and  $T_s$  is the time duration of the half carrier cycle. The null interval ( $T_{z,ex}$ ) changes six times the fundamental frequency in this case.

### B. Proposed Modified SVPWM Switching Diagram

The modified SVPWM switching diagram is shown in Fig. 3(b). The objective of the proposed SVPWM is to double the frequency of the null interval as compared to the conventional. It is possible only if the length of large and medium switching vectors are equal. For this purpose, the required reference line-voltage signals have been modified, which are shown in Fig. 5. Mathematically the proposed modified reference line-voltage signals can be written as

$$\begin{aligned}
 V_{ab,pr} = & \left[ \left\{ \sin \left( 2\pi/3 + \alpha \right) \right\} \right]_{\alpha=0 \text{ to } \frac{2\pi}{3}; \pi \text{ to } \frac{5\pi}{3}} \\
 & + \left[ \left\{ \sin \left( 3\pi/2 \right) \right\} \right]_{\alpha = \frac{2\pi}{3} \text{ to } \pi} \\
 & + \left[ \left\{ \sin \left( \pi/2 \right) \right\} \right]_{\alpha = \frac{5\pi}{3} \text{ to } 2\pi}
 \end{aligned} \quad (17)$$




Fig. 5. Proposed modified reference line-voltage signals and their instantaneous resultant signal magnitude (IRSM).

$$\begin{aligned}
 V_{bc,pr} = & \left[ \left\{ \sin \left( \alpha \right) \right\} \right]_{\alpha=0 \text{ to } \frac{\pi}{3}; \frac{2\pi}{3} \text{ to } \frac{4\pi}{3}; \frac{5\pi}{3} \text{ to } 2\pi} \\
 & + \left[ \left\{ \sin \left( \pi/2 \right) \right\} \right]_{\alpha = \frac{\pi}{3} \text{ to } \frac{2\pi}{3}} \\
 & + \left[ \left\{ \sin \left( 3\pi/2 \right) \right\} \right]_{\alpha = \frac{4\pi}{3} \text{ to } \frac{5\pi}{3}}
 \end{aligned} \quad (18)$$

$$\begin{aligned}
 V_{ca,pr} = & \left[ \left\{ \sin \left( 4\pi/3 + \alpha \right) \right\} \right]_{\alpha = \frac{\pi}{3} \text{ to } \pi; \frac{4\pi}{3} \text{ to } 2\pi;} \\
 & + \left[ \left\{ \sin \left( 3\pi/2 \right) \right\} \right]_{\alpha = 0 \text{ to } \frac{\pi}{3}} \\
 & + \left[ \left\{ \sin \left( \pi/2 \right) \right\} \right]_{\alpha = \pi \text{ to } \frac{4\pi}{3}}.
 \end{aligned} \quad (19)$$

Fig. 5 also shows the IRSM of the modified reference line-voltage signals.

In contrast to the conventional SVPWM, the IRSM of modified reference line-voltage signals has frequency equals six times

TABLE IV  
CALCULATIONS OF THE LENGTH OF SWITCHING VECTORS

Switching vectors	Length (per $1 \cdot BV_{dc}$ )	Used length (as per available IRSM of Fig.5)
Large, (V1 to V6)	$1.154 \times (1 \cdot BV_{dc}) = 1.154 \cdot V_{dc}$	$1.15 \times \left(\frac{1}{1.154} \cdot BV_{dc}\right) = 1 \cdot BV_{dc}$
Medium, (V13 to V18)	$1 \times (1 \cdot BV_{dc}) = 1 \cdot BV_{dc}$	$1 \times (1 \cdot BV_{dc}) = 1 \cdot BV_{dc}$




Fig. 6. Variation of the null interval over the fundamental cycle using the conventional and proposed SVPWM.

the fundamental frequency (50 Hz). Also, the resultant signal has the maximum IRSM of  $1.15 \cdot BV_{dc}$  at the position of large vectors (i.e., at  $\alpha = 0^\circ, 60^\circ, 120^\circ, 180^\circ, 240^\circ, 300^\circ$ ).

The lengths of the switching vectors have been calculated based on the maximum available IRSM of reference line-voltage signals at the position of respective switching vector. The calculations of switching vector lengths have been provided in Table IV.

The reduction in the length of large switching vectors in proposed SVPWM consequently results in the modification of the dwell time duration of the switching vectors. This is shown as follows.

1) *Dwell Time Calculation:* Consider Fig. 3(b), the reference vector positioned in T1 can be realized using one large vector (V1), one medium vector (V13), and one or two appropriate ST vectors from Table III. The formulas used for the calculation of dwell time of switching vectors have been mentioned as follows:

$$T_{a\_pr} = \left(\frac{V_{ref}}{1 \cdot BV_{dc}}\right) \left(\frac{\sin(\pi/6 - \alpha)}{\sin(\pi/6)}\right) \cdot T_s \quad (20)$$

$$T_{b\_pr} = \left(\frac{V_{ref}}{1 \cdot BV_{dc}}\right) \left(\frac{\sin(\alpha)}{\sin(\pi/6)}\right) \cdot T_s \quad (21)$$

$$T_{z\_pr} = T_s - T_{a\_pr} - T_{b\_pr} \quad (22)$$

where  $T_{a\_pr}$  and  $T_{b\_pr}$  are the active vector time durations,  $T_{z\_pr}$  is the time duration of the null vector, and  $T_s$  is the time duration of the half carrier cycle. From (20)–(22)

$$T_{a\_pr\alpha=\pi/12} = T_{b\_pr\alpha=\pi/12} \text{ and } T_{a\_pr\alpha=0} = T_{b\_pr\alpha=\pi/6} \quad (23)$$

As shown in Fig. 6, the frequency of the null interval ( $T_{z\_pr}$ ) is 12 times the fundamental frequency, which is double as compared to  $T_{z\_ex}$  (16) of the conventional SVPWM.

From Fig. 3(b), since large and medium vectors are of unity length, the simple mathematical calculation gives the maximum

value of reference vector ( $V_{ref, max}$ ) as

$$V_{ref, max} = 0.96 \cdot BV_{dc} \quad (24)$$

The modulation index in the case of proposed SVPWM is defined as

$$M_{pr} = \frac{4 \cdot V_{ref}}{3 \cdot BV_{dc}} \cdot (CF) \quad (25)$$

The correction factor (CF) is

$$CF = \frac{V_{ref, max}}{\text{Average value of maximum IRSM}} \quad (26)$$

The average value of the maximum IRSM is (see Fig. 5)

$$\text{Average value of maximum IRSM} = 1.028 \cdot BV_{dc} \quad (27)$$

Substituting (24) and (27) into (26) gives the value of CF as

$$CF = 0.933 \quad (28)$$

The maximum modulation index using the proposed SVPWM can be found by substituting (24) and (28) into (25)

$$M_{pr, (max)} = 1.19 \quad (29)$$

The maximum available rms value of the fundamental line voltage can be found using (12) and (29)

$$V_{ab} (\text{rms}) = (0.612 \times 1.19) \cdot BV_{dc} = 0.728 \cdot BV_{dc} \quad (30)$$

Comparing (29) and (30) with (11) and (13), respectively, shows that the modulation index and available fundamental rms line voltage using the proposed modified SVPWM is 3% more as compared to that by the conventional SVPWM.

#### IV. PROPOSED IMBC

The null interval (22) of the modified SVPWM is completely replaced by ST states to realize IMBC. The analysis of the IMBC is given as follows.

##### A. Available ST Duty Ratio

The average value of the ST duty ratio using IMBC ( $\bar{D}_{IMBC}$ ) can be calculated using (20)–(22) as

$$\begin{aligned} (\bar{D}_{IMBC}) &= \frac{6}{\pi} \int_0^{\pi/6} \left(\frac{T_{z\_pr}}{T_s}\right) \\ &= \frac{6}{\pi} \int_0^{\pi/6} \left[1 - \left\{\frac{\sin(\pi/6 - \alpha)}{\sin(\pi/6)} + \frac{\sin(\alpha)}{\sin(\pi/6)}\right\} \left(\frac{V_{ref}}{BV_{dc}}\right)\right] d\alpha. \end{aligned} \quad (31)$$

Solving (31), we get

$$(\bar{D}_{IMBC}) = 1 - \frac{12 \cdot (2 - \sqrt{3}) \cdot V_{ref}}{\pi \cdot BV_{dc}} \quad (32)$$

From (25), we get

$$\frac{V_{ref}}{BV_{dc}} = \frac{3 \cdot M_{pr}}{4 \cdot (CF)} \quad (33)$$




Fig. 7. Comparison of existing MBC [25] and improved MBC. (a) ST duty ratio versus modulation index. (b) Boost factor versus modulation index. (c) Gain versus modulation index. (d) Switching stress versus gain.

TABLE V  
PROPOSED RCMV SWITCHING STATES PATTERN

T	ZSVM_1TI		ZSVM_2TI	
	Switching pattern	*	Switching pattern	*
T1	PON-FON-PNN	a	FON-PON-POF-PNN	a, c
T2	PON-FON-PPN	a	FON-PON-POF-PPN	a, c
T3	OPN-OPF-PPN	c	OPF-OPN-OFN-PPN	c, b
T4	OPN-OPF-NPN	c	OPF-OPN-OFN-NPN	c, b
T5	NPO-NFO-NPN	b	NFO-NPO-FPO-NPN	b, a
T6	NPO-NFO-NPP	b	NFO-NPO-FPO-NPP	b, a
T7	NOP-FOP-NPP	a	FOP-NOP-NOF-NPP	a, c
T8	NOP-FOP-NNP	a	FOP-NOP-NOF-NNP	a, c
T9	ONP-ONF-NNP	c	ONF-ONP-OFN-NNP	c, b
T10	ONP-ONF-PNP	c	ONF-ONP-OFN-PNP	c, b
T11	PNO-PFO-PNP	b	PFO-PNO-FNO-PNP	b, a
T12	PNO-PFO-PNN	b	PFO-PNO-FNO-PNN	b, a

\*ST phase leg.

Substituting (33) into (32), the relationship between ST duty ratio and modulation index can be found

$$(\bar{D}_{IMBC}) = \frac{\pi \cdot (CF) - 9 \cdot M_{pr} \cdot (2 - \sqrt{3})}{\pi \cdot (CF)}. \quad (34)$$

On the other hand, the relationship between the ST duty ratio and the modulation index when the existing MBC [25] is applied in 3L-ZSI is

$$\bar{D}_{ex\_MBC} = \frac{(2\pi - 3\sqrt{3}) \cdot M_{ex}}{2\pi}. \quad (35)$$

The plots of ST duty ratio, boost factor, and gain versus modulation index and switching stress versus gain have been shown in Fig. 7 to illustrate the comparison between existing MBC and IMBC. Both, existing MBC and IMBC, give the same performance in terms of available ST duty ratio, boost factor, gain, and switching stress except the higher range of modulation index available with IMBC.

## V. PROPOSED RCMV SWITCHING PATTERNS

Depending upon the number of ST states per half carrier cycle, the proposed switching patterns have been categorized under ZSVM\_1TI and ZSVM\_2TI PWM techniques. ZSVM\_1TI and ZSVM\_2TI are characterized by the use of one and two ST states per half carrier cycle, respectively. The switching states pattern per half carrier cycle for each triangle is tabulated in Table V for

TABLE VI  
SWITCHING FREQUENCY OF THE IMPEDANCE NETWORK

Switching freq. of impedance network	Category 1(1 ST)		Category 2(2 ST)	
	ZSVM_1TI	M2=M3	ZSVM_2TI	M1
$F_{sw(imp)}$	$2F_s$	$F_s$	$3F_s$	$2F_s$

$$F_s = 1/(2T_s).$$

both techniques. The ST states have been equally distributed in all three phase legs. The important features of these switching patterns have been discussed in the next section.

## VI. COMPARISON

It is the characteristic of MBC that it completely replaces the null states via ST states. This affects the switching frequency of the power switches. Therefore, to have a fair comparison, existing RCMV switching techniques have been also considered with completely replaced null states. After modification using existing MBC, the abbreviations used for the existing RCMV switching techniques are as follows:

M1 = RCMV switching technique of [6] and [7]

M2 = APOD technique of [5] and [8]

M3 = switching technique of [15].

ZSVM\_1TI and ZSVM\_2TI are the proposed switching techniques that use the IMBC approach of voltage boosting.

### A. Switching Frequency of the Impedance Network

The switching frequency of the impedance network is an important consideration while designing the size of its inductors and capacitors. Fig. 8 shows the graphical representation of switching patterns, pole voltage, and CMV using ZSVM\_1TI, ZSVM\_2TI, M1, M2, and M3. The position of the ST state affects the switching frequency of the impedance network. For example, ZSVM\_1TI, M2, and M3 have only one ST state per half carrier cycle but the switching frequency of the impedance network is double in the case of ZSVM\_1TI as compared to those of M2 and M3. Depending upon the number of ST states per half carrier cycle, all switching techniques have been classified into two categories in Table VI. Table VI also contains the expressions of switching frequency of the impedance network. A plot between the carrier frequency and the switching frequency




Fig. 8. Graphical description of the switching pattern, pole voltages, and CMV of the different RCMV PWM techniques. (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M2. (d) M3. (e) M1. Note—M2 and M3 differ only in the applied way of ST state. In M2, the ST state is applied via synchronization of two phase legs, whereas in M3, only one phase leg at a time is used for the ST state insertion. However, output waveforms of both are same.




Fig. 9. Plot between carrier frequency and switching frequency of the impedance network using various RCMV switching techniques.

of the impedance network using considered PWM techniques is shown in Fig. 9.

### B. Switching Frequency of the Power Switches

The inverter circuitry of a CDDBC ZSI (see Fig. 1) has been taken for comparison. It is the characteristic of a CDDBC ZSI/VSI [32] configuration that the switching frequency of the middle bidirectional switch (SX2) is different from the upper power switch (SX1) and lower power switch (SX3) in each phase leg  $\{X = A, B, C\}$ . The upper and lower switches (SX1 and SX3) of the CDDBC ZSI have equal switching frequency. Here, the total average switching frequency (power switches) of the inverter has been compared using various PWM techniques. The formula used for calculating total average switching frequency ( $W$ ) is

$$W = \frac{3(\sum(F_{sw}(SX1) + F_{sw}(SX2) + F_{sw}(SX3)))}{9}. \quad (36)$$

The switching frequencies of the power switches calculated using all PWM techniques at the various values of carrier frequency are tabulated in Table VII. In category 1 of the PWM

TABLE VII  
SWITCHING FREQUENCY OF POWER SWITCHES USING VARIOUS RCMV PWM TECHNIQUES IN 3L-ZSI (CDBC)

Carrier Freq in KHz	Switching frequency of the power switches (IGBTs) in Hz									
	ZSVM_1TI		ZSVM_2TI		M1		M2		M3	
	SX1=SX3, SX2	W	SX1=SX3, SX2	W	SX1=SX3, SX2	W	SX1=SX3, SX2	W	SX1=SX3, SX2	W
2.4	1250, 900	<b>1133</b>	1700, 900	<b>1433</b>	850, 4800	<b>2166</b>	450, 2400	<b>1100</b>	1400, 1800	<b>1533</b>
4.8	2450, 1700	<b>2200</b>	3300, 1700	<b>2766</b>	1650, 9600	<b>4300</b>	850, 4800	<b>2166</b>	2600, 3400	<b>2866</b>
7.2	3650, 2500	<b>3266</b>	4900, 2500	<b>4100</b>	2450, 14400	<b>6433</b>	1250, 7200	<b>3233</b>	3800, 5000	<b>4200</b>
9.6	4850, 3300	<b>4333</b>	6500, 3300	<b>5433</b>	3250, 19200	<b>8566</b>	1650, 9600	<b>4300</b>	5000, 6600	<b>5533</b>
12	6050, 4100	<b>5400</b>	8100, 4100	<b>6766</b>	4050, 24000	<b>10700</b>	2050, 12000	<b>5366</b>	6200, 8200	<b>6866</b>

W is defined in (36), and X = (A, B, C).

techniques (defined in Table VI), the minimum “W” is offered by switching technique of M2, which is slightly (33 Hz) less than that of the proposed ZSVM\_1TI. But it should be noted that the switching frequency of the impedance network is double in ZSVM\_1TI as compared to that in M2 (see Table VI). In category 2, the proposed ZSVM\_2TI offers 1.5 times more switching frequency of the impedance network even at reduced switching frequency of the power switches “W” as compared to the M1.

### C. Important Feature of CDBC ZSI

The main drawback of a CDBC ZSI/VSI reported in [32, Tables III and IX] is that the switching frequency of the middle bidirectional switch is more as compared to that of upper and lower power switches of a phase leg. But this is not true with the proposed PWM techniques. As illustrated in Table VII, the switching frequency of the middle bidirectional switch is even lower than those of the upper and lower power switches of a phase leg when the proposed PWM techniques have been used in the CDBC ZSI configuration. In the existing RCMV PWM techniques, the switching frequency of the middle bidirectional power switch (SX2) is always greater than those of the upper and lower switches of each phase leg. It is also noted from Table VII that the switching frequency of the bidirectional switch (SX2) of CDBC ZSI is the same with those of the proposed ZSVM\_1TI and ZSVM\_2TI.

### D. Comparison of Impedance Network Components Size

The switching frequency of the impedance network and the presence of the lower order harmonic components significantly affect the size of the impedance network. It is indicated in Fig. 9 that the switching frequency of the impedance network has the following order: ZSVM\_2TI > ZSVM\_1TI > (M2 = M3). First of all, consider important relationships of the existing MBC and IMBC. In the case of existing MBC, the ST duty ratio varies six times the fundamental frequency. The ST duty ratio as a function of  $\alpha$  using existing MBC is given by [using (14)–(16)]

$$D(\alpha)_{\text{exMBC}} = 1 - \frac{V_{\text{ref}}}{BV_{\text{dc}}} \left\{ \sqrt{3} \cdot \sin\left(\frac{\pi}{6} - \alpha\right) - 2 \cdot \sin(\alpha) \right\};$$

$$(0 < \alpha < \frac{\pi}{6}). \quad (37)$$

To be more specific, the null intervals  $T_{z_{\text{ex}}}$  of (16) and  $T_{z_{\text{pr}}}$  of (22) are denoted by  $T_{z_{\text{exMBC}}}$  and  $T_{z_{\text{IMBC}}}$  for the existing MBC and IMBC, respectively. Similarly, the modulation

index denoted by  $M_{\text{ex}}$  of (10) and  $M_{\text{pr}}$  of (25) are denoted by  $M_{\text{exMBC}}$  and  $M_{\text{prIMBC}}$  for the existing MBC and proposed IMBC, respectively.

In (37),  $D(\alpha)_{\text{exMBC}}$  has the maximum value at  $\alpha = 0^\circ$ . Substituting  $\alpha = 0^\circ$  in (37) and using (10), we get

$$D(\alpha = 0^\circ)_{\text{exMBC}_{\text{max}}} = \frac{T_{z_{\text{exMBC}_{\text{max}}}}}{T_s}$$

$$= \left( 1 - \frac{3}{4} M_{\text{exMBC}} \right). \quad (38)$$

The modulation index of the existing MBC can be written in terms of boost factor using (2) and (35) as

$$M_{\text{exMBC}} = \frac{(1+B)\pi}{3\sqrt{3}B}. \quad (39)$$

Using (39) in (38), the maximum null interval in a half carrier cycle can be written in terms of “B” as

$$T_{z_{\text{exMBC}_{\text{max}}}} = \left\{ 1 - \frac{(1+B)\pi}{4\sqrt{3} \cdot B} \right\} T_s. \quad (40)$$

On the other hand, in IMBC, the ST duty ratio as a function of angle ( $\alpha$ ) is given by (using 31)

$$D(\alpha)_{\text{IMBC}} = \left[ 1 - \frac{2 \cdot V_{\text{ref}}}{BV_{\text{dc}}} \left\{ \sin\left(\frac{\pi}{6} - \alpha\right) + \sin(\alpha) \right\} \right];$$

$$(0 < \alpha < \frac{\pi}{6}) \quad (41)$$

where  $D(\alpha)_{\text{IMBC}}$  of (41) has the maximum value at  $\alpha = 0^\circ$

$$D(\alpha = 0^\circ)_{\text{IMBC}_{\text{max}}} = \left( 1 - \frac{V_{\text{ref}}}{BV_{\text{dc}}} \right). \quad (42)$$

Substituting (33) into (42)

$$D(\alpha = 0^\circ)_{\text{IMBC}_{\text{max}}} = \frac{T_{z_{\text{IMBC}_{\text{max}}}}}{T_s}$$

$$= \left( 1 - \frac{3 \cdot M_{\text{prIMBC}}}{4 \cdot (\text{CF})} \right). \quad (43)$$

The modulation index in terms of boost factor can be found using (2) and (34)

$$M_{\text{prIMBC}} = \frac{(1+B) \cdot (\text{CF}) \cdot \pi}{18 \cdot B \cdot (2 - \sqrt{3})}. \quad (44)$$




Fig. 10. Ratio of max duration of ST/null interval in a half carrier cycle using existing MBC and proposed IMBC [using (40) and (45)].

Using (43) and (44), the maximum null interval in a half carrier using IMBC can be expressed in terms of “ $B$ ” as

$$T_{z\_IMBC\_max} = \left\{ 1 - \left( \frac{(1+B)\pi}{24 \cdot B \cdot (2-\sqrt{3})} \right) \right\} T_s. \quad (45)$$

For the range of “ $B$ ” from ( $1.2 \leq B \leq 5$ ), the relationship between  $T_{z\_exMBC\_max}$  and  $T_{z\_IMBC\_max}$  is plotted in Fig. 10. Mathematically, it can be written as [using (40) and (45)]

$$\left( 1.10 \leq \frac{T_{z\_exMBC\_max}}{T_{z\_IMBC\_max}} \leq 1.61 \right); \{ 5 \geq B \geq 1.2 \}. \quad (46)$$

Next, the impedance network inductor current ripple ( $\Delta I_{L1} = \Delta I_{L2} = \Delta I_L$ ) and capacitor voltage ripple ( $\Delta V_{C3} = \Delta V_{C4} = \Delta V_C$ ) can be written as a sum of high-frequency and low-frequency components of inductor current and capacitor voltage ripple as

$$\Delta I_L = \Delta I_{Lh} + \Delta I_{Ll} \quad (47)$$

$$\Delta V_C = \Delta V_{Ch} + \Delta V_{Cl}. \quad (48)$$

Now, consider the PWM techniques as follows.

1) *Switching Techniques M2 and M3*: From Fig. 8, the maximum duration of ST state seen by the impedance network using M2 and M3 is twice of the null interval (i.e.,  $2T_{z\_exMBC\_max}$ ). The high-frequency ripple components of impedance network inductor current and capacitor voltage using M2 and M3 can be written as [29]–[31]

$$\Delta I_{Lh\_exMBC} = \frac{V_{C\_exMBC}}{L_{exMBC}} \cdot 2 \cdot T_{z\_exMBC\_max} \quad (49)$$

$$\Delta V_{Ch\_exMBC} = \frac{I_{L\_exMBC}}{C_{exMBC}} \cdot 2 \cdot T_{z\_exMBC\_max}. \quad (50)$$

The sixth frequency components of inductor current and capacitor voltage using exiting MBC can be written as

$$\Delta I_{Ll\_exMBC} = \frac{V_{pk2pk}}{6\omega \cdot L_{exMBC}} \quad (51)$$

$$\Delta V_{Cl\_exMBC} = \frac{I_{pk2pk}}{6\omega \cdot C_{exMBC}} \quad (52)$$

where  $V_{pk2pk}$  and  $I_{pk2pk}$  are the peak-to-peak ripples across the inductor voltage and capacitor current, respectively. Using (47)–(52), the final expression for “ $L$ ” and “ $C$ ” for M2 and M3

can be written as

$$L_{exMBC} = \underbrace{\frac{V_{C\_exMBC}}{\Delta I_{Lh\_exMBC}} \cdot 2 \cdot T_{z\_exMBC\_max}}_{\text{high freq. component}} + \underbrace{\frac{V_{pk2pk}}{6\omega \cdot (\Delta I_{Ll\_exMBC})}}_{\text{sixth freq. component}} \quad (53)$$

$$C_{exMBC} = \underbrace{\frac{I_{L\_exMBC}}{\Delta V_{Ch\_exMBC}} \cdot 2 \cdot T_{z\_exMBC\_max}}_{\text{high freq. component}} + \underbrace{\frac{I_{pk2pk}}{6\omega \cdot (\Delta V_{Cl\_exMBC})}}_{\text{sixth freq. component}} \quad (54)$$

2) *Proposed ZSVM\_1TI and ZSVM\_2TI*: The low-frequency ripple component of the inductor current ripple and capacitor voltage ripple greater than 6th F1 have not been considered. From the spectra of inductor current shown in Fig. 13, it is clear that the 6<sup>th</sup>F1 components are absent in these PWM techniques. From Fig. 8, the maximum duration of the ST interval seen by the impedance network using these techniques is equal to the maximum null interval ( $T_{z\_IMBC\_max}$ ). The high-frequency ripple components seen by inductor current and capacitor voltage can be written as [29]–[31]

$$\Delta I_{Lh\_IMBC} = \frac{V_{C\_IMBC}}{L_{IMBC}} \cdot T_{z\_IMBC\_max} \quad (55)$$

$$\Delta V_{Ch\_IMBC} = \frac{I_{L\_IMBC}}{C_{IMBC}} \cdot T_{z\_IMBC\_max}. \quad (56)$$

Using (47), (48), (55), and (56), the final expression for “ $L$ ” and “ $C$ ” considering only high-frequency components can be written as

$$L_{IMBC} = \frac{V_{C\_IMBC}}{\Delta I_{Lh\_IMBC}} \cdot T_{z\_IMBC\_max} \quad (57)$$

$$C_{IMBC} = \frac{I_{L\_IMBC}}{\Delta V_{Ch\_IMBC}} \cdot T_{z\_IMBC\_max}. \quad (58)$$

For equal output power (i.e., same boost factor), the average voltage across the impedance network capacitors using proposed and existing PWM techniques can be written as

$$V_{C\_exMBC} = V_{C\_IMBC}. \quad (59)$$

Consider  $\Delta I_{Lh\_exMBC} = \Delta I_{Lh\_IMBC}$ , neglecting the sixth frequency component of (53) and (54) and then comparing (53) with (57) and (54) with (58), we get

$$\frac{L_{exMBC}}{L_{IMBC}} = \frac{C_{exMBC}}{C_{IMBC}} = \frac{2 \cdot T_{z\_exMBC\_max}}{T_{z\_IMBC\_max}}. \quad (60)$$

Using (46) and (60), for ( $5 \geq B \geq 1.2$ ), the ratio (even neglecting the 6<sup>th</sup>F1 components of M2 and M3 techniques) of the requirement of “ $L$ ” and “ $C$ ” comes out to be

$$\left( 2.2 \leq \frac{L_{exMBC}}{L_{IMBC}} = \frac{C_{exMBC}}{C_{IMBC}} \leq 3.2 \right); \{ 5 \geq B \geq 1.2 \}. \quad (61)$$

TABLE VIII  
DISTRIBUTION OF SWITCHING AND CONDUCTION LOSSES

Losses	Switches /diodes	ZSVM_1TI	ZSVM_2TI	M2	M3
Switching losses (W)	SX1+SX3	27.39	34.36	4.57	21.4
	SX2	0.45	0.2	19.3	1.41
	Da + Db	0.09	0.17	0.051	0.049
Conduction losses (W)	SX1+SX3	24.74	35.23	7.54	20.5
	SX2	0.47	0.53	17.8	0.58
	Da + Db	12.71	13.39	11.4	12.9
Total (W)		65.85	83.88	60.66	56.8

X = A, B, C.

TABLE IX  
PARAMETERS USED FOR SIMULATION/EXPERIMENTATION

Parameter	Value/name
Input dc source ( $V_{dc}$ )	130V
Inductors ( $L_1, L_2$ )	6mH
Capacitor $C_3, C_4$	330uF
Three phase load parameters	25 $\Omega$ , 4mH 50 $\Omega$ , 2mH
Fundamental Frequency ( $F_1$ )	50Hz
Half carrier cycle duration	208usec.
Carrier frequency ( $F_s$ )	2.4kHz

Finally, the size of the impedance network “L” and “C” using M2 and M3 switching techniques is around two to three times more than that of the proposed ZSVM\_1TI and ZSVM\_2TI techniques.

### E. Switching and Conduction Losses

To calculate the switching and conduction losses of the power switches and diodes, the PWM techniques have been simulated using the datasheet parameters. The IGBT power switch used is “KGT25N120NDH,” which has an inbuilt antiparallel diode. The “MUR 1560” diodes have been used in the bidirectional power switch and impedance network. For the rated output power of around 1 kW, the simulated values of switching and conduction losses have been tabulated in Table VIII. In category 1 of the PWM techniques defined in Table VI, ZSVM\_1TI has slightly increased power loss as compared to the M2 and M3. The power losses due to ZSVM\_2TI (category 2) are the highest among the considered PWM techniques.

## VII. RESULTS

As shown in Fig. 8, the switching state patterns of M2 and M3 are the same except that by the used combination of power switches for the ST state insertion. The output waveforms of both (M2 and M3) are the same. Therefore, only M3 has been taken from the existing PWM technique for comparison with the proposed techniques.

### A. Simulation Results

MATLAB/Simulink software has been used for simulation with the parameters mentioned in Table IX. For the same output power, the modulation index requirement of M3 and proposed PWM techniques are same. The boost factor  $B$  is set to 2.5 and load parameters are  $r = 25 \Omega$  and  $l = 4 \text{ mH}$ .




Fig. 11. Simulated waveform of ST/null time interval over fundamental cycle using ZSVM\_1TI, ZSVM\_2TI, and M3.




Fig. 12. Simulation waveforms of gating signal at  $B = 2.5$ . (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3.

The simulation waveforms of null/ST interval are shown in Fig. 11. The ST/null time duration using the M3 technique changes six times the fundamental frequency, which is half as compared to those of ZSVM\_1TI and ZSVM\_2TI. Fig. 11 also justifies the theoretical calculation illustrated in Fig. 6.

The gating pulse waveforms are shown in Fig. 12 to illustrate the switching frequency of the power switches at the carrier




Fig. 13. Simulation waveforms of dc-link voltage ( $V_i$ ), inductor current ( $i_L$ ), and the spectra of inductor current at “ $B=2.5$ .” (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3. Note: DC-link voltage of ZSVM\_1TI and ZSVM\_2TI look denser just because of the increased switching frequency of the impedance network (see Table VI). The total average switching frequency of the power switches “ $W$ ” using ZSVM\_1TI and ZSVM\_2TI is actually lower as compared to M3. See Table VII first row for the switching frequency of the power switches using ZSVM\_1TI, ZSVM\_2TI, and M3 and waveforms of gating pulses in Fig. 12.




Fig. 14. Simulation waveforms of line voltage ( $V_{ab}$ ), pole voltage ( $V_{an}$ ), and THD spectra of line voltage at “ $B=2.5$ .” (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3. Note—The total average switching frequency “ $W$ ” of the power switches using ZSVM\_1TI and ZSVM\_2TI is lower as compared to that of M3. See first row of Table VII and Fig. 12 of the gating pulses.

frequency of 2.4 kHz (as of the first row of Table VII). As seen in Fig. 12(a) and (b), the middle bidirectional switch has the same switching frequency using ZSVM\_1TI and ZSVM\_2TI.

Fig. 13 shows the dc-link voltage ( $V_i$ ), inductor current ( $i_L$ ) and spectra of the inductor current waveform. The dc-link voltage peak (320 V) has good agreement with the theoretically predicted value as per the relation ( $B \cdot V_{dc}$ ). The inductor current is smooth using proposed PWM techniques; but when the M3 technique is used, the inductor current contains the 6th F1 components, which are visible in Fig. 13(c). The harmonic

spectra of inductor currents have been also shown in Fig. 13 to strengthen the claim that the 6<sup>th</sup>F1 ripples are absent when proposed PWM techniques are applied. The simulation results of the line voltage ( $V_{ab}$ ), pole voltage ( $V_{an}$ ), and total harmonic distortion (THD) of line voltage have been shown in Fig. 14. Since “ $B$ ” is the same, the peak magnitude of line voltage ( $V_{ab}$ ) is approximately same using all techniques (i.e., 320 V, which is as per the relation  $B \cdot V_{dc}$ ). Similarly, the peak magnitude of pole voltage is also same (i.e., 160 V) for all techniques and in accordance with the relation  $0.5 \cdot B \cdot V_{dc}$ . The THD plots




Fig. 15. Simulation waveforms of CMV ( $V_{cmv}$ ) at  $B=2.5$ . (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3.




Fig. 16. Photograph of a CDDBC ZSI prototype.

indicate that the harmonic distortion of the line voltage is also approximately same. It should be noted from THD plot that the fundamental rms component of line voltage is less using the M3 technique as compared to the proposed techniques. This is due to the low-frequency ripple of the inductor current present in M3.

The waveforms of the CMV ( $V_{cmv}$ ) are shown in Fig. 15. The peak magnitude of CMV using all PWM techniques is around  $\pm 54$  V, which is the one-sixth of the available dc-link voltage ( $V_i$ ). It is also clear from the zoomed portion of Fig. 15 that all PWM techniques have the same number of commutation in CMV, i.e., slew rate of the CMV is unaffected with the proposed PWM techniques.

### B. Experimental Results

The laboratory prototype of a CDDBC ZSI is shown in Fig. 16. Texas Instruments DSP, TMS320F28379D, has been used for the generation of gating pulses. Two different cases of load parameters have been considered for experimental verification.

1)  $B = 2.5$ ,  $r = 25 \Omega$ ,  $l = 4 \text{ mH}$ : The gating pulse waveforms for this case are shown in Fig. 17. These waveforms have the exact match as with the simulation waveforms of Fig. 12. For “ $B = 2.5$ ,” the required modulation index value is 0.846 for all techniques. Fig. 18 shows the experimental waveforms of the line voltage, pole voltage, and CMV. The peak value of the line voltage ( $V_{ab}$ ) and pole voltage ( $V_{an}$ ) are 320 and 160 V, respectively, for all techniques. This satisfies the theoretical relation of  $BV_{dc}$  for line voltage peak and  $0.5 \cdot BV_{dc}$  for pole voltage peak value. The magnitude of CMV is around  $\pm 54$  V, which satisfies the relationship  $\pm BV_{dc}/6$ . The zoomed view of pole voltage and CMV is provided in Fig. 19 to indicate the number of commutation in the CMV. Fig. 19 proves that the rate of change of CMV is unaffected with the proposed PWM techniques. The measured rms values of the CMV for the various

TABLE X  
MEASURED VALUES OF CMV

$V_{ab}(\text{rms}), B$	RMS value of CMV (V)		
	ZSVM_1TI	ZSVM_2TI	M3
135, 1.5	20.8	20.9	20.1
169, 2	26.1	26.2	25.3
204, 2.5	31.5	31.5	30.5

values of the boost factor are provided in Table X. The rms value of CMV is approximately the same using all PWM techniques.

The dc-link voltage ( $V_i$ ) and the inductor current ( $i_L$ ) waveforms are shown in Fig. 20. The peak value of the dc-link voltage satisfies the predicted theoretical value as per the relationship  $B \cdot V_{dc}$ . It can be noticed from Fig. 20 that there are 6th F1 ripple components in the inductor current using the M3 PWM technique. On the other hand, inductor current using proposed techniques is smooth. This validates the claim that the IMBC technique of voltage boosting offers the elimination of the 6th F1 inductor current ripple component.

2)  $B = 2$ ,  $r = 50 \Omega$ ,  $l = 2 \text{ mH}$ : In this case, the modulation index is set to 0.906. The waveforms of dc-link voltage and inductor current for this case are shown in Fig. 21. The dc-link voltage has been boosted to around 250 V. Again, it is visible from the inductor current waveforms in Fig. 21 that the 6th F1 inductor current ripples are absent with the proposed techniques.

The tested efficiencies of the prototype using proposed and existing PWM techniques have been plotted in Fig. 22. ZSVM\_1TI and M3 techniques come in the category of one ST state per half carrier cycle and ZSVM\_2TI comes in the category of two ST state per half carrier cycle (see Table VI).

Comparing the PWM techniques of category 1, it has been admitted that the efficiency offered by ZSVM\_1TI is slightly less (around 1%) as compared to that of M3, which can be compromised while seeing at the advantages of ZSVM\_1TI. The efficiency of the inverter suffers more when the ZSVM\_2TI technique is used.

## VIII. DISCUSSION

The proposed PWM techniques (ZSVM\_1TI and ZSVM\_2TI) are a combination of three important findings. These findings are, modified SVPWM switching state diagram, IMBC technique of voltage boosting, and new RCMV switching patterns. The modified SVPWM doubles the frequency of the null interval based on which the IMBC has been proposed to eliminate the 6<sup>th</sup>F1 ripple component of the impedance




Fig. 17. Experimental waveforms of gating pulses at “ $B=2.5$ .” (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3.




Fig. 18. Experimental waveforms of line voltage ( $V_{ab}$ ), pole voltage ( $V_{an}$ ), and CMV ( $V_{cmv}$ ) at “ $B=2.5$ .” (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3.




Fig. 19. Experimental waveforms (zoomed view) of pole voltage ( $V_{an}$ ) and CMV ( $V_{cmv}$ ) at “ $B=2.5$ .” (a) ZSVM\_1TI. (b) ZSVM\_2TI. (c) M3.




Fig. 20. Experimental waveforms of dc-link voltage ( $V_i$ ) and inductor current ( $i_L$ ) at “ $B=2.5$ ” for (a) ZSVM\_1TI, (b) ZSVM\_2TI, and (c) M3.

network inductor current. The proposed SVPWM switching diagram also offers an increased range of modulation index and improved dc bus utilization. The new pattern of switching states limits the CMV magnitude to one-sixth of the available dc-link voltage without affecting the slew rate of CMV. Furthermore,

the proposed 12-sided polygon shown in Fig. 3(b) is equally valid for the case of a three-level VSI. Similarly, the proposed IMBC can also be used with other PWM switching patterns of the 3L-ZSI. The important aspects of the proposed and existing RCMV techniques have been summarized in Table XI.




Fig. 21. Experimental waveforms of dc-link voltage ( $V_i$ ) and inductor current ( $i_L$ ) at “ $B=2$ ” for (a) ZSVM\_1TI, (b) ZSVM\_2TI, and (c) M3.

TABLE XI  
IMPORTANT ASPECTS OF PROPOSED AND EXISTING RCMV PWM TECHNIQUES OF 3L-ZSI

Aspect	Proposed (with improved MBC approach)	Existing (with existing MBC approach)
	ZSVM_1TI and ZSVM_2TI	M2 and M3
Elimination of 6 <sup>th</sup> F1 ripple components of impedance network inductor current	Yes, (see Fig. 6, Fig. 13, Fig. 20 and Fig. 21)	No, (see Fig. 6, Fig. 13, Fig. 20 and Fig. 21)
Max range of modulation index	1.19, (Fig. 3(b) and equation (29))	1.15, (Fig. 3(a) and equation (11))
Boost factor	Both (proposed and existing) offers same boost factor in the range of M from 0.6 to 1.15. In addition, the proposed techniques also offers the enhanced utilization of the dc-link potential up to the range of M =1.19.	
Fundamental rms line voltage magnitude	0.728, $BV_{dc}$ , (see equation (30))	0.707, $BV_{dc}$ , (see equation (13))
Size of the impedance network components	As shown in (61), for the particular range of ‘B’, the size of impedance network using proposed PWM techniques is 2 to 3 times lower than the existing (M2, M3) techniques.	
Magnitude of CMV	Maintained within $\pm BV_{dc}/6$ , (Fig. 15 and Fig. 19)	
Slew rate of CMV	Same (Fig. 15 and Fig. 19)	
THD of line voltage	Almost same (Fig. 14)	
Switching frequency of the impedance network and power switches	See Table VI and Table VII, The proposed ZSVM_1TI and ZSVM_2TI doubles and triples the switching frequency of the impedance network as compared to the existing (M2, M3) SVPWM techniques at competitive total average switching frequency of the power switches. This results in reduced impedance network size requirements using proposed techniques.	
Neutral point voltage (NPV) oscillation control	Mostly, the dwell time duration of the small vectors is used for balancing the upper/lower capacitors ( $C_1$ and $C_2$ ) of the dc source in three-level inverters. But when the small vectors are not available either because they are not used or completely replaced by ST states for the implementation MBC technique, then it is not possible to apply those NPV oscillation control algorithm with proposed (ZSVM_1TI and ZSVM_2TI) as well as in existing (M2, M3) PWM techniques of 3L-ZSI. ZSVM_1TI, ZSVM_2TI, M2, and M3 PWM techniques does not use small vectors. This means that these techniques are suitable only for those applications where fixed dc sources are used at the input side of 3L-ZSI.	
Power losses and efficiency	The proposed switching pattern increases the switching frequency of the impedance network. See Table VI and Table VII for details regarding the switching frequency of impedance network and power switches. As shown in Fig. 22 that the efficiency using ZSVM_1TI suffers slightly (around 1 percent) as compared to the M3. In addition to the advantages offered by ZSVM_1TI, the ZSVM_2TI technique has a better inductor current profile (Fig. 13) but the efficiency using ZSVM_2TI suffers more as compared to the ZSVM_1TI and M3.	




Fig. 22. Prototype efficiency curve.

## IX. CONCLUSION

The conventional SVPWM switching diagram of a 3L-ZSI has been successfully modified to propose the IMBC of voltage boosting. Modified SVPWM offers a 3% increase in the modulation index and fundamental rms line voltage as compared to the

conventional SVPWM. Most importantly, the IMBC resolves the problem of 6th F1 inductor current ripple components that prevailed in existing MBC without affecting the gain and switching stress across the power switches. The proposed improved RCMV switching patterns increase the switching frequency of the impedance network at a competitive switching frequency of the power switches as compared to the existing RCMV techniques. This results in reduced size of the impedance network while limiting the magnitude of CMV to one-sixth of the available dc-link voltage. The rate of change of CMV was also unaffected when compared to the existing RCMV techniques of 3L-ZSI. However, a decrease in efficiency has been noticed using proposed techniques. The main demerit of the proposed as well as existing considered RCMV PWM technique is that the neutral-point voltage balancing algorithms which adjust the small vector duration for balancing the upper and lower capacitors of dc source are not applicable as these techniques do not use small vectors at all.

## REFERENCES

- [1] Y. Zhou, H. Li, and H. Li, "A single-phase PV quasi-Z-source inverter with reduced capacitance using modified modulation and double-frequency ripple suppression control," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2166–2173, Mar. 2016.
- [2] N. Noroozi and M. R. Zolghadri, "Three-phase quasi-Z-source inverter with constant common-mode voltage for photovoltaic application," *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4790–4798, Jun. 2018.
- [3] O. Husev *et al.*, "Comparison of impedance-source networks for two and multilevel buck-boost inverter applications," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7564–7579, Nov. 2016.
- [4] P. C. Loh, F. Blaabjerg, and C. P. Wong, "Comparative evaluation of pulsewidth modulation strategies for Z-source neutral-point-clamped inverter," *IEEE Trans. Power Electron.*, vol. 22, no. 3, pp. 1005–1013, May 2007.
- [5] P. C. Loh, S. W. Lim, F. Gao, and F. Blaabjerg, "Three-level Z-source inverters using a single LC impedance network," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 706–711, Mar. 2007.
- [6] P. C. Loh, F. Gao, F. Blaabjerg, S. Y. C. Feng, and K. N. J. Soon, "Pulsewidth-modulated Z-source neutral-point-clamped inverter," *IEEE Trans. Ind. Appl.*, vol. 43, no. 5, pp. 1295–1308, Sep./Oct. 2007.
- [7] F. Gao, P. C. Loh, F. Blaabjerg, and D. M. Vilathgamuwa, "Dual Z-source inverter with three-level reduced common-mode switching," *IEEE Trans. Ind. Appl.*, vol. 43, no. 6, pp. 1597–1608, Nov./Dec. 2007.
- [8] P. C. Loh, F. Gao, F. Blaabjerg, and S. W. Lim, "Operational analysis and modulation control of three-level Z-source inverters with enhanced output waveform quality," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1767–1775, Jul. 2009.
- [9] V. Fernão Pires, A. Cordeiro, D. Foito, and J. F. Martins, "Quasi-Z-source inverter with a T-type converter in normal and failure mode," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7462–7470, Nov. 2016.
- [10] M. Aleenejad, H. Mahmoudi, and R. Ahmadi, "A fault-tolerant strategy based on fundamental phase-shift compensation for three-phase multilevel converters with quasi-Z-source networks with discontinuous input current," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7480–7488, Nov. 2016.
- [11] C. Roncero-Clemente, E. Romero-Cadaval, M. Ruiz-Cortés, and O. Husev, "Carrier Level-Shifted Based Control Method for the PWM 3L-T-Type qZS inverter with capacitor imbalance compensation," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 8297–8306, Oct. 2018.
- [12] F. B. Effah, P. Wheeler, J. Clare, and A. Watson, "Space-vector-modulated three-level inverters with a single Z-source network," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2806–2815, Jun. 2013.
- [13] X. Xing, C. Zhang, A. Chen, J. He, W. Wang, and C. Du, "Space-vector-modulated method for boosting and neutral voltage balancing in Z-source three-level T-type inverter," *IEEE Trans. Ind. Appl.*, vol. 52, no. 2, pp. 1621–1631, Mar./Apr. 2016.
- [14] A. Ho and T. Chun, "Topology and modulation scheme for three-phase three-level modified z-source neutral-point-clamped inverter," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 11014–11025, Nov. 2019.
- [15] C. Qin, C. Zhang, A. Chen, X. Xing, and G. Zhang, "A Space vector modulation scheme of the quasi-Z-source three-level T-type inverter for common-mode voltage reduction," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 8340–8350, Oct. 2018.
- [16] C. Qin, C. Zhang, X. Xing, X. Li, A. Chen, and G. Zhang, "Simultaneous common-mode voltage reduction and neutral-point voltage balance scheme for the quasi-Z-source three-level T-type inverter," *IEEE Trans. Ind. Electron.*, vol. 67, no. 3, pp. 1956–1967, Mar. 2020.
- [17] D. Yu, Q. Cheng, J. Gao, F. Tan, and Y. Zhang, "Three-level neutral-point-clamped quasi-Z-source inverter with reduced Z-source capacitor voltage," *Electron. Lett.*, vol. 53, no. 3, pp. 185–187, 2017.
- [18] B. Ge, Y. Liu, H. Abu-Rub, and F. Z. Peng, "State-of-charge balancing control for a battery-energy-stored quasi-Z-source cascaded-multilevel-inverter-based photovoltaic power system," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2268–2279, Mar. 2018.
- [19] M. Sahoo and S. Keerthipati, "A three-level LC-switching-based voltage boost NPC inverter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2876–2883, Apr. 2017.
- [20] T. Shults, O. Husev, F. Blaabjerg, J. Zakis, and K. Khandakji, "LCCT-derived three-level three-phase inverters," *IET Power Electron.*, vol. 10, no. 9, pp. 996–1002, 2017.
- [21] M. Nguyen and T. Tran, "Quasi cascaded H-bridge five-level boost inverter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 8525–8533, Nov. 2017.
- [22] D. Do and M. Nguyen, "Three-level quasi-switched boost t-type inverter: Analysis, PWM control, and verification," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 8320–8329, Oct. 2018.
- [23] D. Do, M. Nguyen, T. Quach, V. Tran, F. Blaabjerg, and D. M. Vilathgamuwa, "A PWM scheme for a fault-tolerant three-level quasi-switched boost T-type inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 3029–3040, Sep. 2020.
- [24] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. Madadi Kojabadi, and F. Blaabjerg, "A new boost switched-capacitor multilevel converter with reduced circuit devices," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6738–6754, Aug. 2018.
- [25] F. Z. Peng, M. Shen, and Z. Qian, "Maximum boost control of the Z-source inverter," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 833–838, Jul. 2005.
- [26] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level T-type converter for low-voltage applications," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 899–907, Feb. 2013.
- [27] C. I. Odeh, D. B. Nnadi, and E. S. Obe, "Three-phase, five-level multilevel inverter topology," *Elect. Power Compon. Syst.*, vol. 40, no. 13, pp. 1522–1532, 2012.
- [28] H. W. van der Broeck, H.-C. Skudelny, and G. V. Stanke, "Analysis and realization of a pulsewidth modulator based on voltage space vectors," *IEEE Trans. Ind. Appl.*, vol. 24, no. 1, pp. 142–150, Jan./Feb. 1988.
- [29] S. Rajakaruna and L. Jayawickrama, "Steady-state analysis and designing impedance network of Z-source inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2483–2491, Jul. 2010.
- [30] M. Shen, J. Wang, A. Joseph, F. Zheng Peng, L. M. Tolbert, and D. J. Adams, "Constant boost control of the Z-source inverter to minimize current ripple and voltage stress," *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 770–778, May/Jun. 2006.
- [31] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, "Three-phase split-source inverter (SSI): Analysis and modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7451–7461, Nov. 2016.
- [32] S. Singh and S. Sonar, "Controlled diode bridge clamped three level Z source inverter and its PWM control," *EPE J.*, vol. 30, no. 3, pp. 107–121, Feb. 2020.



**Satwant Singh** was born in Ambala, Haryana, India, in 1989. He received the graduation and master's degrees in electrical engineering from Kurukshetra University, Kurukshetra, India, in 2010 and 2015, respectively. He is currently working toward the Ph.D. degree with the Department of Electrical and Instrumentation Engineering, Thapar Institute of Engineering and Technology, Patiala, India.

His research interests include pulsewidth modulation techniques and topology development of the power converters.



**Santosh Sonar** (Member, IEEE) was born in Asansol, West Bengal, India, in November 1979. He received the graduation and master's degrees from the National Institute of Technology Durgapur, Durgapur, India, in 2004 and 2009, respectively, and the Ph.D. degree from the Indian Institute of Technology (Indian School of Mines) Dhanbad, Dhanbad, India, in 2014, all in electrical engineering.

He is currently an Assistant Professor with the Department of Electrical and Instrumentation Engineering, Thapar Institute of Engineering and Technology, Patiala, India. His current research interests include Z-source inverters, ac-ac converters, and design of switched-mode power supply.