




Improved Finite Control Set Model Predictive Current Control for Five-Phase VSIs

Bin Yu , Graduate Student Member, IEEE, Wensheng Song , Member, IEEE, Jianxin Li, Bozheng Li, and Mahmoud S. R. Saeed 

Abstract—Model predictive current control (MPCC) is widely studied and applied in five-phase VSIs, and virtual voltage vectors (V^3 s) are constructed to improve steady state performance and simplify computation complexity. However, V^3 s in five-phase VSIs were initially constructed using one large and one medium voltage vectors, and all existing works employed this method, which goes against the common-mode voltage (CMV) reduction. To address this problem, two improved MPCC (IMPCC) methods are proposed in this article. Firstly, the V^3 s are constructed in a new way using four adjacent large vectors, which enables the proposed IMPCC methods to reduce CMV and low-order harmonic currents inherently. Thus, there are no harmonic and CMV terms in the cost function. Secondly, the duty ratio optimization is introduced and dwell time of the optimal V^3 is estimated to reduce current ripples. Then, in order to achieve superior steady state performance, two switching patterns are designed, namely the asymmetrical and symmetrical ones. The asymmetrical pattern aims to reduce the switching frequency while the symmetrical one focuses on harmonics suppression. Finally, experimental comparisons between the proposed IMPCC methods and conventional methods are presented. Experimental results have verified that the proposed schemes can mitigate CMV, suppress current harmonics and reduce computation complexity, simultaneously.

Index Terms—Common-mode voltage (CMV), predictive control, voltage source inverter (VSI).

I. INTRODUCTION

COMMON-MODE voltage (CMV) is known to cause winding insulation damages, affect the lifetime and produce deteriorations [1]–[4]. Thus, CMV reduction has attracted widespread attention in the recent years. CMV reduction techniques have been applied for different power converters, such as three-phase voltage source inverters (VSIs) [5], [6], multiphase VSIs [7], [8], matrix converters [9]–[12] etc. There are typically two types of CMV reduction methods, namely the hardware-based and software-based methods. Passive filters and special topologies are usually required in the hardware-based method

[13]–[15], which makes it cost-inefficient. To reduce CMV without additional passive filters, the software-based methods, which are dependent on the control strategy, are more popular in industry applications.

The basic idea of software-based CMV reduction is to avoid using the high-CMV switching states in the modulation methods. Phase-shifted sinusoidal PWM (PSPWM) methods have been presented to reduce CMV, but CMV spikes caused by dead-time are not avoided [16]. Carrier-based PWM (CBPWM) method with opposite carriers for specific phases has been proposed to reduce CMV for five-phase VSIs [17]. Two SVPWM methods with 40% and 80% CMV reduction have been proposed for five-phase motor drives in linear modulation zone [18] and over-modulation zone [19]. The SVPWM are extended to multilevel multiphase VSIs, and only the switching states that generate zero CMV are utilized to synthesize the reference voltages [20]. The double-sided and central leg distributions have been applied alternately for two-level multiphase VSIs, and the minimum CMV PWM (MCMV-PWM) is proposed [21].

Model predictive current control (MPCC) has been widely reported and applied in power converters and drive systems [22]–[25]. As different control variables can be included in the cost function, it is feasible for MPCC methods to deal with multiple control goals. And weighting factors are often tuned to realize a trade-off between the desired control targets [26]. To reduce CMV in three-phase VSIs, the cost function is redesigned with an additional constraint, considering the CMV reduction by adding the term proportional to CMV values [27]. By adding the CMV term, the switching states that generate high CMV values are penalized. The same principle is adopted in a matrix converter [28]. The MPCC methods using modified cost function with CMV term have been extended to multiphase applications [29]. Two additional objective terms are included in the cost function, to penalize the voltage vectors that generate medium and large CMV in five-phase inverters. However, the steady state performance is deteriorated inevitably, which is the price paid for CMV reduction as some switching states are not adopted in this type of control methods. Moreover, weighting factors tuning is a key issue of these MPCC methods, which is not an easy task due to the lack of theoretical design procedure [30], [31]. The performance is highly dependent on the cost function, weighting factors, and the specific operation point [32], thus it is a big challenge to find the optimal weighting factors, especially when the control objectives are more than two [33].

Manuscript received June 17, 2020; revised September 10, 2020; accepted October 22, 2020. Date of publication October 29, 2020; date of current version February 5, 2021. This work was supported by the National Natural Science Foundation of China under Grants 52022084 and U1934204. (Corresponding author: Wensheng Song.)

The authors are with the School of Electrical Engineering, Southwest Jiaotong University, Chengdu 610031, China (e-mail: yubin_electric@163.com; songwsh@swjtu.edu.cn; jianxin_li@my.swjtu.edu.cn; l667700@my.swjtu.edu.cn; mahmoud.said@eng.svu.edu.eg).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.3034756

To simplify the weighting factors tuning, some modified MPCC methods with CMV reduction have been studied in [34]–[37]. In [34], zero voltage vectors that generate large CMV are not used and only the six active voltage vectors are utilized to conduct the enumeration optimization. The CMV is restricted within $\pm V_{dc}/6$ without using zero voltage vectors, and two active voltage vectors are applied during each sampling interval to achieve the desired current waveforms. In [35], only four active voltage vectors are employed to carry out the optimization procedure during each sampling interval. The steady state performance is deteriorated due to eliminating zero vectors. A hybrid voltage vector preselection-based MPCC method with CMV reduction has been proposed to improve the steady state performance for three-phase VSIs [36], where six synthesized voltage vectors are defined and involved in the optimization procedure. Although these schemes can reduce CMV effectively for three-phase VSIs, they are not universal for multiphase VSIs.

In five-phase VSIs, to suppress low-order harmonic currents and achieve sinusoidal current waveforms, the current components in both α - β and x - y subspace need to be controlled. In other words, the prediction model, cost function and control set are relatively more complex compared with three-phase applications, leading to heavy computation cost. Besides, it becomes worse when CMV reduction is taken into account. In order to reduce the computation cost and improve the steady state performance, virtual voltage vectors (V^3 s) based MPCC methods have been studied [37]–[39]. The V^3 s in existing works are initially defined using one large and one medium voltage vectors, and the dwell time ratio between the medium and large voltage vectors is fixed at 0.618. In this way, the low order harmonic currents are eliminated. Unfortunately, it leads to high CMV values due to the absence of CMV reduction.

In this article, two improved MPCC methods (IMPCC1 and IMPCC2) are proposed for five-phase VSIs. First, CMV in five-phase VSIs is analyzed and V^3 s are redefined with four adjacent large vectors, which mitigates CMV and reduces low-order harmonic currents inherently. Then, the V^3 s are adopted in the enumeration optimization, and the optimal V^3 is selected with the simplified prediction model and cost function, leading to computation cost reduction. Moreover, to further improve steady state performance, the duty ratio optimization is introduced. The dwell time of the optimal V^3 is estimated in such a way that minimizes the current ripples. In order to achieve superior steady state performance, two optimized switching patterns are designed. Therefore, the main contribution of the proposed methods is to reduce CMV and achieve excellent steady state performance simultaneously. Moreover, the computation cost is also reduced, which makes it easy to be implemented.

This article is organized as follows: Section II illustrates the modeling of five-phase VSI and CMV analysis. The conventional MPCC method with CMV reduction is briefly introduced in Section III. The proposed two IMPCC schemes are described in Section IV. An experimental comparison of the proposed and conventional methods is presented and analyzed in Section V. The conclusions are summarized in Section VI.




Fig. 1. Topology of five-phase VSI with start-connected RL loads.




Fig. 2. Space voltage vectors distribution in (a) α - β subspace and (b) x - y subspace.

II. FIVE-PHASE VSI MODELING AND CMV ANALYSIS

A. Five-Phase VSI Modeling

The main circuit of a two-level five-phase VSI with passive star-connected RL loads is shown in Fig. 1. Switching function S_k is defined to represent the switching states of phase k ($k = a, b, c, d, e$), where $S_k = 1$ means the upper insulated gate bipolar transistor (IGBT) is ON and the lower one is OFF, and vice versa.

The phase voltage of phase k is expressed as

$$u_{kn} = \left(S_k - \frac{S_a + S_b + S_c + S_d + S_e}{5} \right) V_{dc} \quad (1)$$

where V_{dc} is the dc-bus voltage.

The space voltage vector in the α - β and x - y subspace are expressed as

$$\begin{bmatrix} u_\alpha \\ u_\beta \\ u_x \\ u_y \end{bmatrix} = \frac{2}{5} \begin{bmatrix} 1 & \cos \alpha & \cos 2\alpha & \cos 3\alpha & \cos 4\alpha \\ 0 & \sin \alpha & \sin 2\alpha & \sin 3\alpha & \sin 4\alpha \\ 1 & \cos 3\alpha & \cos 6\alpha & \cos 9\alpha & \cos 12\alpha \\ 0 & \sin 3\alpha & \sin 6\alpha & \sin 9\alpha & \sin 12\alpha \end{bmatrix} \begin{bmatrix} u_{an} \\ u_{bn} \\ u_{cn} \\ u_{dn} \\ u_{en} \end{bmatrix} \quad (2)$$

where $\alpha = 2\pi/5$.

The phase voltages can be mapped into two orthogonal coordinates, namely α - β and x - y subspace, as shown in Fig. 2. The voltage vectors V_i are numbered according to the binary number of the switching functions.

$$i = S_a \cdot 2^4 + S_b \cdot 2^3 + S_c \cdot 2^2 + S_d \cdot 2^1 + S_e \cdot 2^0 \quad (3)$$

TABLE I
VOLTAGE VECTORS AND SWITCHING STATES

Large vectors		Medium vectors		Small vectors	
V_{25}	11001	V_{16}	10000	V_9	01001
V_{24}	11000	V_{29}	11101	V_{26}	11010
V_{28}	11100	V_8	01000	V_{20}	10100
V_{12}	01100	V_{30}	11110	V_{13}	01101
V_{14}	01110	V_4	00100	V_{10}	01010
V_6	00110	V_{15}	01111	V_{22}	10110
V_7	00111	V_2	00010	V_5	00101
V_3	00011	V_{23}	10111	V_{11}	01011
V_{19}	10011	V_1	00001	V_{18}	10010
V_{17}	10001	V_{27}	11011	V_{21}	10101

TABLE II
CMV OF DIFFERENT VOLTAGE VECTORS

Groups	Voltage vectors	CMV
Zero vectors	V_0, V_{31}	$\pm 0.5V_{dc}$ large CMV
Large vectors	$V_{25} V_{24} V_{28} V_{12} V_3$ $V_6 V_7 V_{19} V_{14} V_{17}$	$\pm 0.1V_{dc}$ Small CMV
Medium vectors	$V_{16} V_{29} V_8 V_{30} V_4$ $V_{15} V_2 V_{23} V_1 V_{27}$	$\pm 0.3V_{dc}$ Medium CMV
Small vectors	$V_9 V_{26} V_{20} V_{13} V_{10}$ $V_{22} V_5 V_{11} V_{18} V_{21}$	$\pm 0.1V_{dc}$ Small CMV

The voltage vectors and switching states are shown in Table I.

According to the amplitudes, the active voltage vectors can be classified into three groups: large vectors ($V_L, 0.6472 V_{dc}$), medium vectors ($V_M, 0.4 V_{dc}$) and small vectors ($V_S, 0.2472 V_{dc}$).

The mathematical model of RL loads in α - β and x - y subspace can be expressed as

$$\begin{cases} u_{\alpha\beta} = Ri_{\alpha\beta} + L \frac{di_{\alpha\beta}}{dt} \\ u_{xy} = Ri_{xy} + L \frac{di_{xy}}{dt} \end{cases} \quad (4)$$

where $u_{\alpha\beta}$ and u_{xy} are the voltage in α - β and x - y subspace, $i_{\alpha\beta}$ and i_{xy} are load currents in α - β and x - y subspace.

B. CMV in Five Phase VSIs

CMV in five-phase VSIs is defined as the voltage between the neutral point and the midpoint of the dc-bus, as expressed

$$u_{CM} = \frac{V_{dc}}{5}(S_a + S_b + S_c + S_d + S_e) - \frac{V_{dc}}{2} \quad (5)$$

where u_{CM} is the common-mode voltage.

According to (5), the 32 voltage vectors produce six CMV values, namely: $\pm 0.5 V_{dc}$, $\pm 0.3 V_{dc}$ and $\pm 0.1 V_{dc}$, as shown in Table II. It can be summarized that

- 1) zero voltage vectors generate large CMV;

- 2) medium vectors generate medium CMV;
- 3) small and large voltage vectors generate small CMV.

III. CONVENTIONAL MPCC METHOD WITH CMV REDUCTION

In the classical finite control set (FCS) MPCC methods, the currents prediction model is deduced using first-order Forward Euler approximation, with the assumption that the sampling interval is small enough

$$\begin{cases} i_{\alpha\beta}^{k+1} = \frac{T_s}{L} u_{\alpha\beta}^k + (1 - \frac{RT_s}{L}) i_{\alpha\beta}^k \\ i_{xy}^{k+1} = \frac{T_s}{L} u_{xy}^k + (1 - \frac{RT_s}{L}) i_{xy}^k \end{cases} \quad (6)$$

where T_s is the sampling interval, the superscripts k and $k+1$ represent the variable values at k th and $(k+1)$ th sampling instant.

In order to compensate the inherent one-step digital delay in MPCC methods, a digital compensation method is widely employed in MPCC methods. The prediction model is conducted to estimate the currents at $(k+1)$ th sampling interval, which serve as the initial values for the enumeration optimization. The modified prediction model can be deduced

$$\begin{cases} i_{\alpha\beta}^{k+2} = \frac{T_s}{L} u_{\alpha\beta}^{k+1} + (1 - \frac{RT_s}{L}) i_{\alpha\beta}^{k+1} \\ i_{xy}^{k+2} = \frac{T_s}{L} u_{xy}^{k+1} + (1 - \frac{RT_s}{L}) i_{xy}^{k+1} \end{cases} \quad (7)$$

In conventional FCS-MPCC schemes, the cost function is usually defined as

$$G = |i_{\alpha}^* - i_{\alpha}^{k+2}|^2 + |i_{\beta}^* - i_{\beta}^{k+2}|^2 + \lambda_{xy} (|i_x^* - i_x^{k+2}|^2 + |i_y^* - i_y^{k+2}|^2) \quad (8)$$

where the superscript $*$ represents the reference values, λ_{xy} is the weighting factor of harmonic currents.

In the conventional MPCC method with CMV reduction for five-phase VSIs, additional terms corresponding to CMV are directly included in the cost function to reduce the CMV by penalizing the voltage vectors that generate medium and large CMV. The modified cost function is defined as

$$G = |i_{\alpha}^* - i_{\alpha}^{k+2}|^2 + |i_{\beta}^* - i_{\beta}^{k+2}|^2 + \lambda_{xy} (|i_x^* - i_x^{k+2}|^2 + |i_y^* - i_y^{k+2}|^2) + \lambda_M (V_i \in G_M) + \lambda_L (V_i \in G_L) \quad (9)$$

where λ_M and λ_L are weighting factors to penalize medium- and large-CMV voltage vectors respectively, $V_i \in G_M$ and $V_i \in G_L$ are logic functions, which provide one if the voltage vector V_i generate medium or large CMV and zero if otherwise.

It is obvious that there are three weighting factors in the modified cost function, which complicates the weighting factors tuning [30].

IV. PROPOSED MPCC METHODS WITH V^3 S

A. Virtual Voltage Vectors Construction

In this section, a new definition of V^3 s is proposed. As analyzed in Section II, zero vectors generate large CMV and medium vectors generate medium CMV, so CMV can be mitigated by eliminating zero and medium vectors. In the new




Fig. 3. The schematic diagram of V^3 s construction. (a) α - β subspace and (b) x - y subspace.




Fig. 4. Trajectories of V^3 s and the large voltage vectors in α - β subspace.

definition, four adjacent large vectors are selected to construct V^3 s, and V_{v1} is taken as an illustration, as shown in Fig. 3.

In order to eliminate low-order harmonic currents, the duty ratios are determined in such a way that zero-mean volt-second value is provided in x - y subspace. In other words, x - and y -axis components should be zero.

$$\begin{cases} 0.2472V_{dc}(\lambda_1 \cos \frac{2\pi}{5} + \lambda_2 \cos \pi + \lambda_3 \cos(-\frac{2\pi}{5}) \\ \quad + \lambda_4 \cos \frac{\pi}{5}) = 0 \\ 0.2472V_{dc}(\lambda_1 \sin \frac{2\pi}{5} + \lambda_2 \sin \pi + \lambda_3 \sin(-\frac{2\pi}{5}) \\ \quad + \lambda_4 \sin \frac{\pi}{5}) = 0 \end{cases} \quad (10)$$

where $\lambda_1, \lambda_2, \lambda_3$, and λ_4 are duty ratios of V_{17}, V_{25}, V_{24} , and V_{28} respectively. Assuming $\lambda_1 = \lambda_4$, the duty ratios can be calculated

$$\begin{cases} \lambda_1 = 0.191 \\ \lambda_2 = 0.309 \\ \lambda_3 = 0.309 \\ \lambda_4 = 0.191 \end{cases} \quad (11)$$

The amplitude of V_{v1} in α - β subspace can be expressed as

$$|V_{v1}|_{\alpha\beta} = 0.6472V_{dc} \cos \frac{\pi}{10}(\lambda_2 + \lambda_3) + 0.6472V_{dc} \cos \frac{3\pi}{10}(\lambda_1 + \lambda_4) \quad (12)$$

Substituting (11) into (12), yields

$$|V_{v1}|_{\alpha\beta} = 0.5257V_{dc} \quad (13)$$

In a similar way, ten V^3 s are constructed in total, as shown in Fig. 4. The blue dots represent the large voltage vectors and the red dots represent V^3 s.

B. Simplification of Cost Function and Prediction Model

The purpose of cost function definition is to select the optimal voltage vector, in order to achieve the best reference tracking performance. For five-phase VSIs, in order to eliminate low-order harmonic currents and achieve sinusoidal current waveforms, the harmonic current references in conventional MPCC methods are both set to zero. To reduce CMV in five-phase VSIs, CMV terms are also included, as shown in (9), which complicates the cost function.

In the proposed method, CMV and harmonic currents are reduced inherently with the utilization of V^3 s. Therefore, it is unnecessary to include the harmonic currents i_x and i_y , as well as CMV terms in the cost function. In other words, the empirical weighting factors tuning is avoided. Moreover, the cost function simplification contributes to reducing the computation complexity. The simplified cost function is expressed as

$$G = |i_\alpha^* - i_\alpha^{k+2}|^2 + |i_\beta^* - i_\beta^{k+2}|^2 \quad (14)$$

As the harmonic currents i_x and i_y are cancelled in the cost function, so it is not necessary to predict the evolution of harmonic currents in the future sampling interval. In this way, the prediction model is also simplified, which makes a further contribution to computation cost reduction.

C. Duty Ratio Estimation

In most cases, it is not necessary to apply the optimal V^3 during the entire sampling interval to force the actual currents to reach its references. Thus, to achieve accurate reference tracking, the optimal dwell time should be estimated, zero voltage vectors are applied for the remaining part of the sampling interval. The optimal dwell time is determined to minimize the tracking error between the actual currents and the reference values.

Assuming that the optimal V^3 will be applied for dT_s , where d is defined as the duty ratio of the selected V^3 , the currents at $(k+2)$ th sampling instant can be calculated as

$$i_{\alpha\beta}^{k+2} = \frac{dT_s}{L} u_{\alpha\beta}^{k+1} + \left(1 - \frac{RT_s}{L}\right) i_{\alpha\beta}^{k+1} \quad (15)$$

The optimal duty ratio is determined by minimizing the cost function, which yields

$$\frac{\partial G}{\partial d} = 0 \quad (16)$$

According to (14), d can be calculated as

$$d = \frac{[Li_\alpha^* - (L - RT_s i_\alpha^{k+1})] V_\alpha + [Li_\beta^* - (L - RT_s i_\beta^{k+1})] V_\beta}{T_s |V_{opt}|^2} \quad (17)$$

where V_{opt} is the selected V^3 , V_α and V_β are the α - and β -axis components of V_{opt} . The duty ratio should be limited at $0 \leq d \leq 1$.




Fig. 5. Conventional switching pattern.




Fig. 6. Asymmetrical switching patterns in (a) counterclockwise order and (b) clockwise order.

D. Switching Patterns Designation

In the conventional MPCC methods with duty ratio optimization, the selected optimal active voltage vector is applied for dT_s , and zero voltage vectors (V_0 and V_{31}) are applied for the remaining part $(1-d)T_s$. A symmetrical switching pattern is shown in Fig. 5, which is widely utilized in the conventional MPCC methods [34]. It is obvious that, six CMV values are generated, including $\pm 0.1 V_{dc}$, $\pm 0.3 V_{dc}$ and $\pm 0.5 V_{dc}$, where the maximum CMV is produced by zero voltage vectors.

In order to reduce CMV, zero voltage vectors are replaced with two phase-opposed large vectors, and two optimized switching patterns are designed, including the asymmetrical and symmetrical one. The asymmetrical switching patterns exhibit reduced switching frequency while the symmetrical patterns achieve better steady state performance. The large vectors in the asymmetrical patterns can be applied in the counterclockwise order or the clockwise order, as shown in Fig. 6. In order to avoid

TABLE III
PHASE OPPOSED VECTORS IN ASYMMETRICAL PATTERN

V_{opt}	Combinations
V_{v1}, V_{v6}	$0.5V_{19}+0.5V_{12}$
V_{v2}, V_{v7}	$0.5V_{17}+0.5V_{14}$
V_{v3}, V_{v8}	$0.5V_{25}+0.5V_6$
V_{v4}, V_{v9}	$0.5V_{24}+0.5V_7$
V_{v5}, V_{v10}	$0.5V_{28}+0.5V_3$




Fig. 7. Symmetrical switching patterns.

TABLE IV
PHASE OPPOSED VECTORS IN SYMMETRICAL PATTERN

V_{opt}	Combinations	V_{opt}	Combinations
V_{v1}	$0.25V_{19}+0.5V_{12}+0.25V_{19}$	V_{v6}	$0.25V_{12}+0.5V_{19}+0.25V_{12}$
V_{v2}	$0.25V_{17}+0.5V_{14}+0.25V_{17}$	V_{v7}	$0.25V_{14}+0.5V_{17}+0.25V_{14}$
V_{v3}	$0.25V_{25}+0.5V_6+0.25V_{25}$	V_{v8}	$0.25V_6+0.5V_{25}+0.25V_6$
V_{v4}	$0.25V_{24}+0.5V_7+0.25V_{24}$	V_{v9}	$0.25V_7+0.5V_{24}+0.25V_7$
V_{v5}	$0.25V_{28}+0.5V_3+0.25V_{28}$	V_{v10}	$0.25V_3+0.5V_{28}+0.25V_3$

additional switching actions between two adjacent sampling intervals, the counterclockwise and clockwise patterns are applied alternatively.

When V_{v1} or V_{v6} is the optimal voltage vector, the phase-opposed large vectors V_{19} and V_{12} are selected to replace zero voltage vectors and regulate the volt-second value during each sampling interval. The specific combinations of phase opposed large vectors are determined according to the optimal V^3 , as listed in Table III.

Similarly, the symmetrical switching pattern is designed mainly focused on harmonics reduction. The phase-opposed large vectors are distributed at the center and both sides of the sampling interval, as shown in Fig. 7. V_{19} and V_{12} are selected to provide zero-mean volt-second value when V_{v1} is the selected V^3 , and the switching pattern is $V_{19} \rightarrow V_{17} \rightarrow V_{25} \rightarrow V_{24} \rightarrow V_{28} \rightarrow V_{12} \rightarrow V_{28} \rightarrow V_{24} \rightarrow V_{25} \rightarrow V_{17} \rightarrow V_{19}$. The specific combinations of phase-opposed large vectors are listed in Table IV. Although the switching frequency will be a little higher than the sampling frequency due to unfixed state (0 or 1) in the border of each switching period, it can be easily implemented with DSP, which is widely used in industrial applications.




Fig. 8. Flowchart of the proposed IMPCC methods.





Fig. 9. An experimental prototype of the five-phase VSI.

E. Improved MPCC Method

The improved MPCC schemes are proposed based on the predefined V^3 s and the optimized switching patterns, to reduce CMV and harmonic currents simultaneously. The proposed MPCC method with asymmetrical switching pattern is named as IMPCC1, and the one utilizing symmetrical pattern is named as IMPCC2. The prediction model, cost function as well as delay compensation are simplified, and only ten V^3 s are evaluated during each sampling interval. As a result, the computation cost is reduced dramatically. Therefore, the proposed schemes using the V^3 s as control set are easy to be implemented with DSP. The flowchart of the proposed IMPCC methods are shown in Fig. 8.

V. EXPERIMENTAL RESULTS

The experimental prototype of the five-phase VSI is shown in Fig. 9. The Infineon IHW50N65 IGBT is adopted as power module. A TI DSP TMS320F28335 is adopted to implement the control methods. The phase current, CMV and phase voltage waveforms are measured using a current clamp (Tektronix A621), two differential probes (PINTECH N1015B) and a digital storage oscilloscope (Agilent Technologies InfiniiVision DSO-X 3024A). The resistance and inductance for experiments are 5Ω and 8 mH , and the dc-bus voltage is set as 100 V . In this article, the conventional MPCC method with CMV mitigation is


 Fig. 10. Steady state performance of four control methods at the same sampling frequency. (a) CMPCC1, (b) CMPCC2, (c) IMPCC1, and (d) IMPCC2. (i_a : 5 A/div , u_{CM} : 100 V/div and u_a : 100 V/div).

named as CMPCC1 [31], and the conventional MPCC method based on the existing V^3 s definition is named as CMPCC2 [39].

A. Steady Performance at the Same Sampling Frequency

In order to verify the effectiveness of the proposed IMPCC methods at the same sampling frequency (10 kHz), the experimental results of phase current, phase voltage, CMV and current spectrum are presented in Fig. 10. The peak current reference is 6 A in the steady state tests. It is obvious that the CMV is restricted within $\pm 0.1V_{dc}$ in IMPCC1 and IMPCC2, reduced by 80% compared with CMPCC2 ($\pm 0.5V_{dc}$).

It can be easily found that the total harmonic distortion (THD) value in CMPCC1 is the largest (8.07%), which is the main limitation of this method. THD values in IMPCC2 and CMPCC2 are much similar, being 3.19% and 3.31% , respectively. THD in IMPCC1 is 4.30% , slightly higher than that in IMPCC2, due to the asymmetrical switching pattern. Therefore, the current THDs in the proposed IMPCC methods are lower than that in CMPCC1 at the same sampling frequency.

The current trajectories in α - β and x - y subspaces are shown in Fig. 11. It is clear that the current ripples in IMPCC1 and




Fig. 11. Current trajectories in α - β and x - y subspaces at the same sampling frequency. (a) CMPCC1, (b) CMPCC2, (c) IMPCC1, and (d) IMPCC2.




Fig. 12. THD comparison of the studied methods under different conditions.

IMPCC2 are similar to CMPCC2, and smaller than that in CMPCC1.

In order to compare the studied methods under different conditions, the THD values with respect to different amplitude and frequency of the reference current in the four control schemes are shown in Fig. 12.

Unsurprisingly, CMPCC1 behaves the worst current performance, IMPCC2 and CMPCC2 have approximately same performance, and IMPCC1 has slightly worse performance than IMPCC2.

Moreover, the average switching frequency of the studied methods at different conditions are also compared, as shown in Fig. 13. The average switching frequency is defined as

$$f_{sw} = \frac{1}{5T_w} \sum_{k=a}^e N_k \quad (18)$$




Fig. 13. Average switching frequency of the four methods at different conditions.

TABLE V
COMPARISON OF THE STUDIED METHODS AT APPROXIMATELY SAME SWITCHING FREQUENCY

Control methods	Switching frequency	Sampling frequency	Sampling period	THD
PI-SVPWM	2.5kHz	2.5kHz	400us	7.22%
CMPCC1	2.69 kHz	10 kHz	100 us	8.07%
CMPCC2	2.50 kHz	2.5 kHz	400 us	5.38%
IMPCC1	2.71 kHz	5 kHz	200 us	7.71%
IMPCC2	2.62 kHz	2.5 kHz	400 us	7.86%

where T_w is time window in which the ON-OFF times of IGBTs are counted, and T_w is set to 1s in this test. N_k represents the ON-OFF times of leg k ($k = a, b, c, d, e$).

The average switching frequency in CMPCC2 and IMPCC2 are both 10 kHz approximately. The switching frequency is lower in IMPCC1, due to the asymmetrical switching pattern. And the conventional CMPCC1 has the lowest average switching frequency at the same sampling frequency.

B. Steady State Performance at the Same Switching Frequency

In order to verify the feasibilities of the proposed methods at the same switching frequency, supplementary experiments are carried out. The average switching frequency in CMPCC1 is about 2.69 kHz when the sampling frequency is 10 kHz. In order to achieve similar switching frequency, the sampling frequency of CMPCC2 and the proposed IMPCC schemes are adapted, as listed in Table V. Besides, the experimental results of conventional PI-SVPWM with CMV reduction method is also presented. The switching frequency is 2.5 kHz and the parameters of the PI controllers are designed according to the solution reported in [40].

The experimental results of phase current, phase voltage, CMV and current spectrum at the same average switching frequency are shown in Fig. 14. IMPCC1 and IMPCC2 still have better steady state performance over the conventional CMPCC1 at the same average switching frequency. The PI-SVPWM should have the best steady state performance, but




Fig. 14. Steady state performance of the studied methods at the same switching frequency. (a) PI-SVPWM, (b) CMPC1, (c) CMPC2, (d) IMPCC1 and (e) IMPCC2. (i_a : 5A/div, u_{CM} : 100V/div and u_a : 100V/div).

the SVPWM with CMV reduction generates additional current ripples [18], resulting in higher THD than CMPC2. As a result, the proposed methods have the approximately same THD values with the PI-SVPWM method. Moreover, IMPCC1 (5 kHz) and IMPCC2 (2.5 kHz) reduce the sampling frequencies compared with CMPC1, significantly. Therefore, cheaper controllers can be used to implement the proposed schemes, which makes it cost-efficient.

C. Dynamic Performance

In order to evaluate the dynamic performance of the studied methods, Fig. 15 shows the dynamic waveforms when the current reference step changes from 0 A to 6 A. It can be noticed that




Fig. 15. Dynamic performance comparisons of (a) PI-SVPWM, (b) CMPC1, (c) CMPC2, (d) IMPCC1 and (e) IMPCC2. (i_a : 5A/div, I_d^* : 5A/div and u_{CM} : 100V/div).

the phase current can track the reference accurately and achieve fast dynamic performance in both IMPCC1 and IMPCC2 (2 ms), while the PI-SVPWM method shows much slower dynamic performance (7 ms). Therefore, the proposed IMPCC methods keep fast dynamic performance of MPCC, which is the salient feature compared with the PI-SVPWM method.

D. Sensitivity to Parameters Mismatches

The above experimental evaluations are carried out with accurate parameters. To investigate the performance of the proposed IMPCC methods with parameter mismatches, further experimental tests are presented, as shown in Fig. 16. And only




Fig. 16. Steady state performance of IMPCC1 with different parameter mismatches. (a) $\eta_R = -50\%$, $\eta_L = 0\%$; (b) $\eta_R = 50\%$, $\eta_L = 0\%$; (c) $\eta_R = 0\%$, $\eta_L = -50\%$; and (d) $\eta_R = 0\%$, $\eta_L = 50\%$. (i_a : 5A/div, u_{CM} : 100V/div and u_a : 100V/div).




Fig. 17. THD values of the four methods with different parameter mismatches. (a) Resistance mismatches. (b) Inductance mismatches.

the waveforms of IMPCC1 are presented for simplicity. The parameter mismatch ratio η_x is defined as

$$\eta_x = \frac{X' - X}{X} \times 100\% \quad (19)$$

where X represent the accurate parameter, while X' is the mismatched parameter in the control methods.

Four cases of parameter mismatch are presented in Fig. 16, namely: (a) $\eta_R = -50\%$, $\eta_L = 0\%$; (b) $\eta_R = 50\%$, $\eta_L = 0\%$; (c) $\eta_R = 0\%$, $\eta_L = -50\%$; (d) $\eta_R = 0\%$, $\eta_L = 50\%$. It is clear that the CMV reduction is not affected by parameter mismatches, and current waveforms are still sinusoidal.

Fig. 17 shows the current THD values of the studied methods with different parameter mismatch ratios. It is clear that the load resistance and inductance mismatches have negligible effects on the performance of the studied methods. Moreover, the proposed IMPCC1 and IMPCC2 still have lower harmonics and THD values with different parameter mismatches compared with CMPCC1.

E. Comparison of Computation Cost

The detailed execution time of these four MPCC methods are shown in Fig. 18. High computation cost requires more




Fig. 18. Detailed execution time of the studied MPCC methods in TMS320F28335.

TABLE VI
OVERALL COMPARISON OF THE PROPOSED METHODS WITH THE EXISTING METHODS

Performances	CMPCC1	CMPCC2	IMPCC1	IMPCC2
CMV	$\pm 0.1V_{dc}$	$\pm 0.5V_{dc}$	$\pm 0.1V_{dc}$	$\pm 0.1V_{dc}$
Computation cost	Heavy	Easy	Easy	Easy
Steady-state performance	General	Excellent	Good	Excellent
Dynamic performance	Fast	Fast	Fast	Fast
Switching frequency	Low	High	Medium	High
Maximum output voltage	$0.6472V_{dc}$	$0.5527V_{dc}$	$0.5257V_{dc}$	$0.5257V_{dc}$

expensive controllers to implement the control method, which makes it cost-inefficient. In the conventional CMPCC1, all the basic voltage vectors are utilized to execute the enumeration optimization procedure, leading to heavy computation cost. Moreover, the predictive model, cost function and even the delay compensation are complex, hence, the execution time of CMPCC1 is the highest (91us). With the utilization of V^3 s, the harmonic currents and CMV are reduced inherently, leading to simplified enumeration procedure. As a result, computation complexity is simplified in IMPCC1 and IMPCC2. The execution time of the proposed methods is 34 us, reduced by about 63%.

F. Overall Comparison of the Studied Methods

In order to evaluate the proposed IMPCC methods clearly, the performances of the studied control methods are listed in Table VI. It is clear that CMPCC2 has superior steady state performance and low computation cost, but CMV amplitude is large ($\pm 0.5V_{dc}$); Although CMV is reduced in CMPCC1, the steady state performance is the worst, and the computation cost is the heaviest. The proposed methods achieve CMV reduction and harmonic currents suppression, simultaneously. In addition, compared with CMPCC1, the proposed methods reduce computation complexity significantly, which can be easily implemented in digital controllers. Regarding to the proposed two methods, IMPCC1 has a little worse steady state performance and lower switching frequency, while IMPCC2 has better steady state performance and higher switching frequency.

Moreover, IMPCC1 and IMPCC2 keep fast dynamic performance as the inherent characteristic of FCS-MPC. However, it should be noticed that the maximum available output voltage of the proposed IMPCC is reduced compared with CMPCC1, which is the cost of low-order harmonics suppression [34].

VI. CONCLUSION

In this article, a new definition of virtual voltage vectors (V^3 s) is firstly proposed by selecting four adjacent large vectors as candidates, which is quite different from the existing definition. CMV and harmonic terms are cancelled in the cost function, and the empirical weighting factors tuning is avoided. Secondly, the duty ratio optimization is introduced to reduce current ripples. Dwell time of the optimal V^3 is estimated and phase-opposed large vectors are utilized to adjust the volt-second value. Then, to achieve satisfactory steady state performance, two optimized switching patterns are designed. Finally, on the basis of the predefined V^3 s and the redesigned switching patterns, two improved model predictive current control methods (IMPCC1 and IMPCC2) are proposed to mitigate CMV, suppress low-order harmonic currents and reduce calculation complexity simultaneously. The feasibilities of the proposed IMPCC methods are validated by experimental results. For clarity, the salient superiorities of the proposed IMPCC methods are summarized.

- 1) CMV is restricted within $\pm 0.1V_{dc}$, reduced by 80% compared with CMPCC2.
- 2) Superior steady state performance is achieved, the current THD and ripples are reduced.
- 3) Fast dynamic response is kept as the inherent characteristic of FCS-MPC.
- 4) The weighting factors are not required in the cost function, and the empirical parameters tuning is avoided.
- 5) Computation cost is reduced by about 63% compared with the CMPCC1, which makes it cost-efficient.

REFERENCES

- [1] K. Chen and M. Hsieh, "Generalized minimum common-mode voltage PWM for two-level multiphase VSIs considering reference order," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6493–6509, Aug. 2017.
- [2] M. J. Durán, J. Prieto, F. Barrero, J. A. Riveros, and H. Guzman, "Space-vector PWM with reduced common-mode voltage for five-phase induction motor drives," *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4159–4168, Oct. 2013.
- [3] M. J. Durán, J. Prieto, and F. Barrero, "Space vector PWM with reduced common-mode voltage for five-phase induction motor drives operating in overmodulation zone," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 4030–4040, Aug. 2013.
- [4] Q. Tran and H. Lee, "An advanced modulation strategy for three-to-five-phase indirect matrix converters to reduce common-mode voltage with enhanced output performance," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5282–5291, Jul. 2018.
- [5] Y. S. Lai, P. S. Chen, H. K. Lee, and J. Chou, "Optimal common-mode voltage reduction PWM technique for inverter control with consideration of the dead-time effects—Part II: Applications to IM drives with diode front end," *IEEE Trans. Ind. Appl.*, vol. 40, no. 6, pp. 1613–1620, Nov./Dec. 2004.
- [6] Y. S. Lai and F. S. Shyu, "Optimal common-mode voltage reduction PWM technique for inverter control with consideration of the dead-time effects—Part I: Basic development," *IEEE Trans. Ind. Appl.*, vol. 40, no. 6, pp. 1605–1612, Nov./Dec. 2004.
- [7] S. Payami, R. K. Behera, A. Iqbal, and R. Al-Ammari, "Common-mode voltage and vibration mitigation of a five-phase three-level NPC inverter-fed induction motor drive system," *IEEE J. Emerg. Select. Top. Power Electron.*, vol. 3, no. 2, pp. 349–361, Jun. 2015.
- [8] W. Xiong, Y. Sun, M. Su, J. Zhang, Y. Liu, and J. Yang, "Carrier-based modulation strategies with reduced common-mode voltage for five-phase voltage source inverters," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2381–2394, Mar. 2018.
- [9] R. Vargas, U. Ammann, J. Rodriguez, and J. Pontt, "Predictive strategy to control common-mode voltage in loads fed by matrix converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4372–4380, Dec. 2008.
- [10] T. D. Nguyen and H. Lee, "Modulation strategies to reduce common-mode voltage for indirect matrix converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 129–140, Jan. 2012.
- [11] T. D. Nguyen and H. Lee, "A new SVM method for an indirect matrix converter with common-mode voltage reduction," *IEEE Trans. Ind. Inform.*, vol. 10, no. 1, pp. 61–72, Feb. 2014.
- [12] Q. Tran and H. Lee, "A three-vector modulation strategy for indirect matrix converter fed open-end load to reduce common-mode voltage with improved output performance," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7904–7915, Oct. 2017.
- [13] X. Chen, D. Xu, F. Liu, and J. Zhang, "A novel inverter-output passive filter for reducing both differential- and common-mode dv/dt at the motor terminals in PWM drive systems," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 419–426, Feb. 2007.
- [14] D. Han, C. T. Morris, and B. Sarlioglu, "Common-mode voltage cancellation in PWM motor drives with balanced inverter topology," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2683–2688, Apr. 2017.
- [15] D. Han, W. Lee, S. Li, and B. Sarlioglu, "New method for common mode voltage cancellation in motor drives: Concept, realization, and asymmetry influence," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1188–1201, Feb. 2018.
- [16] Z. Liu, Z. Zheng, S. D. Sudhoff, C. Gu, and Y. Li, "Reduction of common-mode voltage in multiphase two-level inverters using SVPWM with phase-shifted carriers," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6631–6645, Sep. 2016.
- [17] W. Xiong, Y. Sun, M. Su, J. Zhang, Y. Liu, and J. Yang, "Carrier-based modulation strategies with reduced common-mode voltage for five-phase voltage source inverters," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2381–2394, Mar. 2018.
- [18] M. J. Durán, J. Prieto, F. Barrero, J. A. Riveros, and H. Guzman, "Space-vector PWM with reduced common-mode voltage for five-phase induction motor drives," *IEEE Trans. Ind. Electron.*, vol. 60, no. 10, pp. 4159–4168, Oct. 2013.
- [19] M. J. Durán, J. Prieto, and F. Barrero, "Space vector PWM with reduced common-mode voltage for five-phase induction motor drives operating in overmodulation zone," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 4030–4040, Aug. 2013.
- [20] O. Lopez *et al.*, "Space-vector PWM with common-mode voltage elimination for multiphase drives," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8151–8161, Dec. 2016.
- [21] K. Chen and M. Hsieh, "Generalized minimum common-mode voltage pwm for two-level multiphase VSIs considering reference order," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6493–6509, Aug. 2017.
- [22] Y. Zhou, H. Li, R. Liu, and J. Mao, "Continuous voltage vector model-free predictive current control of surface mounted permanent magnet synchronous motor," *IEEE Trans. Energy Convers.*, vol. 34, no. 2, Jun. 2019.
- [23] Y. Luo and C. Liu, "Elimination of harmonic currents using a reference voltage vector based-model predictive control for a six-phase PMSM motor," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6960–6972, Jul. 2019.
- [24] G. Liu, C. Song, and Q. Chen, "FCS-MPC-based fault-tolerant control of five-phase IPMSM for MTPA operation," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2882–2894, Mar. 2020.
- [25] W. Zhao, T. Tao, J. Zhu, H. Tan, and Y. Du, "A novel finite control set model predictive current control for five-phase pm motor with continued modulation," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7261–7270, Jul. 2020.
- [26] J. Rodriguez *et al.*, "Predictive current control of a voltage source inverter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 495–503, Feb. 2007.
- [27] S. Kouro, P. Cortes, R. Vargas, U. Ammann, and J. Rodriguez, "Model predictive control—A simple and powerful method to control power converters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 1826–1838, Jun. 2009.

- [28] R. Vargas, J. Rodriguez, C. A. Rojas, and M. Rivera, "Predictive control of an induction machine fed by a matrix converter with increased efficiency and reduced common-mode voltage," *IEEE Trans. Energy Convers.*, vol. 29, no. 2, pp. 473–485, Jun. 2014.
- [29] M. J. Durán, J. A. Riveros, and F. Barrero, "Reduction of common-mode voltage in five-phase induction motor drives using predictive control techniques," *IEEE Trans. Ind. Appl.*, vol. 48, no. 6, Nov./Dec. 2012.
- [30] Y. Zhang and H. Yang, "Two-vector-based model predictive torque control without weighting factors for induction motor drives," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1381–1390, Feb. 2016.
- [31] W. Xu, J. Zou, Y. Liu, and J. Zhu, "Weighting factorless model predictive thrust control for linear induction machine," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 9916–9928, Oct. 2019.
- [32] Y. Yang, H. Wen, M. Fan, M. Xie, and R. Chen, "Fast finite-switching-state model predictive control method without weighting factors for t-type three-level three-phase inverters," *IEEE Trans. Ind. Inform.*, vol. 15, no. 3, pp. 1298–1310, Mar. 2019.
- [33] X. Wu, W. Song, and C. Xue, "Low-complexity model predictive torque control method without weighting factor for five-phase PMSM based on hysteresis comparators," *IEEE J. Emerg. Select. Top. Power Electron.*, vol. 6, no. 4, pp. 1650–1661, Dec. 2018.
- [34] S. Kwak and S. Mun, "Model predictive control methods to reduce common-mode voltage for three-phase voltage source inverters," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 5019–5035, Sep. 2015.
- [35] L. Guo, X. Zhang, S. Yang, Z. Xie, and R. Cao, "A model predictive control-based common-mode voltage suppression strategy for voltage-source inverter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 10, pp. 6115–6125, Oct. 2016.
- [36] L. Guo, N. Jin, C. Gan, and K. Luo, "Hybrid voltage vector preselection-based model predictive control for two-level voltage source inverters to reduce the common-mode voltage," *IEEE Trans. Ind. Electron.*, vol. 67, no. 6, pp. 4680–4691, Jun. 2020.
- [37] C. Xue, W. Song, X. Wu, and X. Feng, "A constant switching frequency finite-control-set predictive current control method of a five-phase inverter with duty-ratio optimization," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3583–3594, Apr. 2018.
- [38] W. Hua, F. Chen, W. Huang, W. Wang, and W. Xia, "Multi-vector-based model predictive control with geometric solution of a five-phase flux-switching permanent magnet motor," *IEEE Trans. Power Electron.*, early access articles, 2020.
- [39] T. Tao, W. Zhao, Y. Du, Y. Cheng, and J. Zhu, "Simplified fault-tolerant model predictive control for a five-phase permanent-magnet motor with reduced computation burden," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3850–3858, Apr. 2020.
- [40] S. Yang and K. Lin, "Automatic control loop tuning for permanent-magnet AC servo motor drives," *IEEE Trans. Ind. Electron.*, vol. 63, no. 3, pp. 1499–1506, Mar. 2016.



Bin Yu (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering in 2015, from Southwest Jiaotong University, Chengdu, China, where he is currently pursuing the Ph.D. degree in electrical engineering.

His current research interests include power electronics and multiphase machine drives.



Wensheng Song (Member, IEEE) received the B.S. degree in electronic and information engineering and the Ph.D. degree in electrical engineering from Southwest Jiaotong University, Chengdu, China, in 2006 and 2011, respectively.

From September 2009 to September 2010, he was a Visiting Scholar with the Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, USA. From July 2015 to December 2015, he was a Visiting Scholar with the University of Alberta, Edmonton, AB, Canada. He is currently a Full Professor with the School of Electrical Engineering, Southwest Jiaotong University. His current research interests include digital control and modulation methods of electrical ac–dc–ac railway traction drive systems and multilevel converters.



Jianxin Li received the B.S. degree in electrical engineering from Jiangsu University of Science and Technology, Zhenjiang, China, in 2018. He is currently working toward the M.S. degree in electrical engineering with the Southwest Jiaotong University, Chengdu, China.

His current research interests include the power electronics and motor drives.



Bozheng Li was born in Beijing, China, in 1999. He is currently working toward the bachelor's degree with the Southwest Jiaotong University, Chengdu, China. He is currently a senior at the Southwest Jiaotong University majoring in electronic information engineering.

His research interests include power electronics and digital control technology.



Mahmoud S. R. Saeed was born in Qena, Egypt, in 1991. He received the B.S. and the M.S. degrees in electrical power and machines engineering from Faculty of Engineering, South Valley University, Qena, Egypt, in 2013 and 2018 respectively. He is currently working toward the Ph.D. degree at Southwest Jiaotong University, Chengdu, Sichuan, China.

Since 2015, he has been working with the Department of Electrical Engineering, Faculty of Engineering, South Valley University, Qena, Egypt, first as an Administrator and Research Assistant since 2018, and after that as an Assistant Lecturer.

His research interests include electrical machines design and control, power electronics and drive systems, and renewable energy systems.