

Adaptive Gate Delay-Time Control of Si/SiC Hybrid Switch for Efficiency Improvement in Inverters

Zishun Peng ¹, Student Member, IEEE, Jun Wang ¹, Senior Member, IEEE, Zeng Liu, Zongjian Li ¹, Daming Wang ¹, Yuxing Dai, Member, IEEE, Guoqiang Zeng ¹, Member, IEEE, and Z. John Shen ², Fellow, IEEE

Abstract—Varying gate delay time of the Si insulated-gate bipolar transistor/SiC MOSFET hybrid switch is the key to achieving high efficiency of Si/SiC-hybrid-switch-based power converters because of time-varying characteristics of its junction temperature and operation current. Based on the swarm intelligent algorithm, a novel adaptive delay-time control method of the Si/SiC hybrid switch in an inverter is proposed to achieve higher efficiency than the traditional fixed delay time. In addition, by evaluating the fitness values, the proposed method can easily achieve this goal without establishing the physics-based analytical model of device loss and additional hardware support. The platform of the Si/SiC-hybrid-switch-based single-phase inverter is established and tested, and the particle swarm optimization algorithm is taken as example. Experimental results demonstrate that the proposed technique yields 6.2% reduction in the total loss of the single-phase inverter compared to a fixed delay time.

Index Terms—Adaptive control, modeling, optimization methods, power semiconductor switches.

I. INTRODUCTION

A Si/SiC hybrid switch comprising a small-capacity silicon carbide (SiC) MOSFET and a large-capacity silicon (Si) insulated-gate bipolar transistor (IGBT) in parallel not only demonstrates its advantages in the cost and performance, but also possesses high redundancy. Therefore, it is perceived as the key enabler of high reliability, high efficiency, and low cost in the application of power converters [1]–[3]. Generally, the internal SiC MOSFET should be turned ON earlier and turned OFF later than the internal Si IGBT to achieve the zero-voltage turn-OFF of the IGBT and low switching loss of the Si/SiC hybrid switch [4]–[6]. It means that the optimal gate delay

time between the SiC MOSFET and the Si IGBT is required for the efficiency improvement of the Si/SiC-hybrid-switch-based power converters.

Most previous research works mainly focused on studying the optimal fixed delay time to achieve the power loss reduction of the Si/SiC-hybrid-switch-based power converters [7]–[13]. In [7]–[11], the relationship between the power loss of the Si/SiC hybrid switch and its internal delay time can be established through the double-pulse test (DPT) and single-pulse test experiments. Then, the optimal fixed delay time can be obtained and applied to power converters. In [12] and [13], power losses of inverters at different delay times are compared, and the optimal fixed delay time is recommended with the smallest power loss. However, the junction temperature and the operation current of the Si/SiC hybrid switch in inverters are time varying, resulting in large change in the conduction and switching conditions of the Si/SiC hybrid switch [2], [14]. It means that the minimum conduction loss and switching loss of the Si/SiC hybrid switch at various current levels cannot be simultaneously achieved by the fixed delay time, leading to nonoptimized efficiency improvement of the Si/SiC hybrid switch.

In order to further improve the efficiency of the Si/SiC-hybrid-switch-based inverters, the delay time need to be time varying with different operation conditions of inverters, and an accurate loss model of the Si/SiC hybrid switch is needed to obtain the delay time. In [15] and [16], the corresponding loss model was established by analyzing the conduction and switching characteristics of the Si/SiC hybrid switch. The conduction loss model can be established by the I - V characteristics curve of the Si/SiC hybrid switch, and the switching loss model can be established by testing the Si/SiC-hybrid-switch-based double pulse clamped inductive load circuit. Therefore, the optimal time-varying delay time can be obtained by these loss models. However, the establishment of the Si/SiC hybrid switch's loss model is based on a single operation state, and the different operation states of the power electronics system are not considered. It means that the proposed methods in these papers are only suitable for the dc-dc converter, where both the current and the device junction temperature are almost constant. In fact, in the application of the Si/SiC-hybrid-switch-based inverters, few researchers have attempted to further improve the efficiency of these inverters by obtaining the optimal time-varying delay time. And, the traditional method for obtaining the optimal time-varying delay time by solving the device loss model will face significant challenges, i.e., acquiring the complex physics-based analytical model of

Manuscript received March 18, 2020; revised June 22, 2020; accepted July 29, 2020. Date of publication August 11, 2020; date of current version October 30, 2020. This work was supported by the Chinese National Natural Science Foundation through Projects 51977064 and 61972288. Recommended for publication by Associate Editor X. Ruan. (Corresponding authors: Yuxing Dai; Jun Wang.)

Zishun Peng, Jun Wang, Zeng Liu, Zongjian Li, and Daming Wang are with the College of Electrical, and Information Engineering, Hunan University, Changsha 410082, China (e-mail: 1243127393@qq.com; junwang@hnu.edu.cn; 759492696@qq.com; lzjq1@hnu.edu.cn; damingwang@hnu.edu.cn).

Yuxing Dai and Guoqiang Zeng are with the National-Local Joint Engineering Laboratory of Digitalize Electrical Design Technology, Wenzhou University, Wenzhou 325035, China (e-mail: daiyx@hnu.edu.cn; zeng.guoqiang5@gmail.com).

Z. John Shen is with the Illinois Institute of Technology, Chicago, IL 60616 USA (e-mail: zjohnshen@gmail.com).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.3015803

device loss and the additional hardware burden. Therefore, a simple and effective method has yet to be explored.

In this article, a novel adaptive delay-time control method adopting the swarm intelligent algorithm is proposed to solve these problems. It does not require the physics-based analytical model of device loss and the additional hardware support, but only needs to evaluate the fitness values to easily achieve the efficiency improvement of the Si/SiC-hybrid-switch-based inverter. The classical particle swarm optimization (PSO) algorithm in the swarm intelligent algorithm and the single-phase inverter are taken as example, and the main contributions of this article are listed as follows.

- 1) The swarm intelligent algorithm is first applied to the Si/SiC-hybrid-switch-based inverter with significantly improved efficiency by optimizing the time-varying delay time.
- 2) The optimization idea of the proposed method is simple, and its adaptive optimization process is only guided by a simple fitness function. Therefore, it can effectively overcome the challenges faced by the traditional method.
- 3) The PSO algorithm does not require high computational costs and real-time performance, so it has little influence on the real-time computation of the DSP, and there is enough room in the DSP to implement other functions.

The rest of this article is organized as follows. In Section II, the topology of the Si/SiC-hybrid-switch-based single-phase inverter is presented at first. Then, the device loss model of the Si/SiC hybrid switch is analyzed. In Section III, the principle of the adaptive gate delay-time control method is given. Experiments are presented in Section IV. Finally, Section V concludes this article.

II. MAJOR CHALLENGES OF OBTAINING TIME-VARYING DELAY TIME

In this section, the topology and power loss distribution of the Si/SiC-hybrid-switch-based single-phase inverter is presented. Then, the major challenges of obtaining the optimal time-varying delay time by solving the device loss model of the Si/SiC hybrid switch are also analyzed. Details are shown as follows.

A. Topology of Si/SiC-Hybrid-Switch-Based Single-Phase Inverter

The topology and power loss distribution of the Si/SiC-hybrid-switch-based single-phase inverter are shown in Fig. 1. As can be seen from Fig. 1, U_{dc} , I_{dc} , I_o , U_o , L_n ($n = 1, 2$), C , and R represent the dc voltage, dc current, output current, output voltage, filter inductance, filter capacitance, and load, respectively. S_n ($n=1, 2, 3, 4$) represents the Si/SiC hybrid switch. And V_{GS_MOSFET} and V_{GE_IGBT} represent the gate drive signals of the SiC MOSFET and the Si IGBT, respectively. In general, the SiC MOSFET should be turned ON earlier and turned OFF later, which means there is internal delay time in the Si/SiC hybrid switch. And t_{on_delay} and t_{off_delay} represent the turn-ON delay time and turn-OFF delay time, respectively.




Fig. 1. Topology and power loss distribution of the Si/SiC-hybrid-switch-based single-phase inverter.

B. Device Loss Model of Si/SiC Hybrid Switch

As shown in Fig. 1, the power loss of the LC filter possesses a small part in the total loss of the single-phase inverter [17], [18]. The power losses of the Si/SiC hybrid switches possess a large proportion in the total loss of the single-phase inverter, and they can be easily changed by adjusting their internal delay time. In this article, t_{on_delay} can be set as $0 \mu s$ to facilitate analysis and experiments. When the unipolar sinusoidal pulsewidth modulation (SPWM) strategy is adopted [18]–[20], and S_4 is taken as example, the total power loss of the Si/SiC hybrid switch is calculated as

$$P_l(t_{off_delay}) = P_s(t_{off_delay}) + P_c(t_{off_delay}) \quad (1)$$

where P_s and P_c represent the total switching loss and the total conduction loss of the Si/SiC hybrid switch, respectively. Details about the device loss model are presented in the following.

1) Switching loss model of Si/SiC hybrid switch:

The total switching loss model is calculated as [14]

$$P_s(t_{off_delay}) = E_{off_IGBT}(t_{off_delay}) + E_{on_MOS} + E_{off_MOS} \quad (2)$$

where

$$\begin{cases} E_{off_IGBT}(t_{off_delay}) = f_s \left[e^{-\tau \times t_{off_delay}} \left(\frac{a_{pi} I_{oh}^2}{4} + \frac{b_{pi} I_{oh}}{\pi} + \frac{c_{pi} - E_{sr}}{2} \right) + \frac{E_{sr}}{2} \right] \\ E_{on_MOS} + E_{off_MOS} = f_s \left[\frac{a_{pm}}{4} I_{oh}^2 + \frac{b_{pm} I_{oh}}{\pi} + \frac{c_{pm}}{2} \right]. \end{cases} \quad (3)$$

In (2) and (3), E_{off_IGBT} , E_{on_MOS} , and E_{off_MOS} represent the turn-OFF loss of the Si IGBT, turn-ON loss of the SiC MOSFET, and turn-OFF loss of the SiC MOSFET, respectively. f_s , τ , I_{oh} , and E_{sr} represent the switching frequency, exponent related to the turn-OFF delay time, current ON-state current amplitude of the Si/SiC hybrid switch, and residual switching loss of the Si IGBT, respectively. a_{pi} , b_{pi} , c_{pi} , a_{pm} , b_{pm} , and c_{pm} are the fitting parameters, which can be obtained by the DPT experiment [14], [21].




Fig. 2. I - V curve of Si/SiC hybrid switch at $T_j = 150^\circ\text{C}$, where T_j represents the junction temperature.

2) Conduction loss model of Si/SiC hybrid switch:

The total conduction loss model is calculated as [14]

$$\begin{cases} P_c(t_{\text{off_delay}}) = P_{c_IGBT}(t_{\text{off_delay}}) + P_{c_MOS}(t_{\text{off_delay}}) \\ P_{c_IGBT} = \frac{1}{2\pi} \int_{\sigma}^{\pi-\sigma} R_{c_IGBT} i_{oc_IGBT}^2 D_{d_IGBT} d\theta \\ P_{c_MOS} = \frac{1}{2\pi} \int_{\sigma}^{\pi-\sigma} R_{c_MOS} i_{oc_MOS}^2 D_{d_MOS} d\theta \\ \quad + \frac{1}{2\pi} \int_{\sigma}^{\pi-\sigma} U_d i_{oc} D_{d_offdelay} d\theta \\ \quad + \frac{1}{\pi} \int_0^{\sigma} U_d i_{oc} (D_{d_IGBT} + D_{d_offdelay}) d\theta \end{cases} \quad (4)$$

where P_{c_IGBT} , i_{oc_IGBT} , and D_{d_IGBT} represent the conduction loss, ON-state current, and duty cycle of the Si IGBT, respectively. P_{c_MOS} , i_{oc_MOS} , and D_{d_MOS} represent the conduction loss, ON-state current, and duty cycle of the SiC MOSFET, respectively. R_{c_MOS} and R_{c_IGBT} represent the ON-state equivalent resistance of the SiC MOSFET and ON-state equivalent resistance of the Si IGBT, respectively. In (4), the ON-state equivalent resistances are the key to calculating the total conduction loss of the Si/SiC hybrid switch. And with the increase in the junction temperature, the value of the ON-state equivalent resistance will be increased [22], [23].

The I - V curve of the Si/SiC hybrid switch at $T_j = 150^\circ\text{C}$ is shown in Fig. 2. According to (1)–(4) and Fig. 2, the fixed $t_{\text{off_delay}}$ can reduce the switching loss of the Si/SiC hybrid switch and the conduction loss of the Si IGBT while increasing the conduction loss of the SiC MOSFET. In fact, the ON-state equivalent resistances and ON-state current of the Si/SiC hybrid switch are time varying in the single-phase inverter, so the fixed $t_{\text{off_delay}}$ cannot guarantee the lower power loss of the Si/SiC hybrid switch at any current level, leading to that the higher efficiency of the single-phase inverter cannot be achieved.

C. Technology Challenges of the Traditional Method

In order to solve this problem, $t_{\text{off_delay}}$ should be time varying during each fundamental cycle. However, the traditional method to obtain the optimal time-varying $t_{\text{off_delay}}$ by solving the device loss model will face the challenges, i.e., establishing the

physics-based analytical model of device loss and the additional hardware burden. Details are presented in the following.

- 1) *Establishment of device loss model is time-consuming:* The premise of establishing an accurate switching loss model is to obtain the corresponding fitting parameters and the residual switching loss of the Si IGBT by the DPT experiment. And the device information of the Si/SiC hybrid switch in the conduction loss model should be obtained by the datasheets of the Si IGBT and the SiC MOSFET. Therefore, these processes are time-consuming.
- 2) *Establishment of an accurate device loss model is difficult:* Because the accurate junction temperature of each device inside the Si/SiC hybrid switch is very difficult to be obtained [24]–[29], which means that the accurate ON-state equivalent resistance cannot be easily acquired, it is difficult to build an accurate conduction loss model. Meanwhile, the residual switching loss of the Si IGBT and fitting parameters obtained by the DPT experiment will cause errors in the switching loss model, which means that the establishment of the accurate switching loss model is also difficult.
- 3) *Power density reduction and cost increase of single-phase inverter:* In order to establish the accurate device loss model, the case temperature and the ON-state current of each device inside the Si/SiC hybrid switch need to be obtained online, so the additional sampling circuits are required, resulting in the power density reduction and cost increase of the single-phase inverter.

In conclusion, it is difficult to obtain the optimal time-varying $t_{\text{off_delay}}$ by this traditional method, resulting in that the efficiency improvement of the Si/SiC-hybrid-switch-based single-phase inverter cannot be easily achieved.

III. PRINCIPLE OF ADAPTIVE DELAY-TIME CONTROL METHOD

In order to overcome these problems, a novel adaptive delay-time control method adopting the PSO algorithm is proposed. The principle of the PSO algorithm, particle coding, fitness function, implementation of the online optimization, and computational cost are presented in the following.

A. Principle of PSO Algorithm

The PSO algorithm is a classical swarm intelligence algorithm, which was introduced by Kennedy and Eberhart in 1995 [30]. There are several characteristics of the PSO algorithm [30]–[32], which is shown in Fig. 3. As shown in Fig. 3, we have the following.

- 1) All particles search the optimal area in the D -dimensional space.
- 2) Each particle is given a memory ability, so the history optimal position can be remembered.
- 3) Each particle continually adjusts its own current position based on its own historical information and the historical information of other particles.




Fig. 3. Principle of the PSO algorithm.

- 4) With the help of the fitness function, which can directly reflect the optimization performance, each particle can evaluate the effectiveness of its current position.

Combining with the above four characteristics, the optimal region can be quickly and adaptively found by the PSO algorithm.

Because of its simple concept, fast search speed, and no requirement of an exact model, the PSO algorithm has been widely adopted in many fields, such as microgrids, renewable energy resources, performance improvement of the inverters, big data, cloud computing, and network security [33]–[38]. In this article, the PSO algorithm can be used to optimize the time-varying $t_{\text{off_delay}}$, which can achieve the efficiency improvement of the Si/SiC-hybrid-switch-based single-phase inverter without obtaining the physics-based analytical model of device loss.

The update equation of the PSO algorithm is defined as [30]–[32]

$$\begin{cases} v_{ij}(iter + 1) = \omega v_{ij}(iter) + c_1 r_1 (pbest_{ij}(iter) - x_{ij}(iter)) + c_2 r_2 (gbest_{ij}(iter) - x_{ij}(iter)) \\ x_{ij}(iter + 1) = x_{ij}(iter) + v_{ij}(iter + 1) \end{cases} \quad (5)$$

where $iter$, ω , and j are the number of current iterations, inertia weight, and dimension of the particles, respectively. c_1 and c_2 are the acceleration factors, and r_1 and r_2 are, respectively the random numbers of [0,1]. $x_{ij} = (x_{i1}, x_{i2}, x_{i3}, \dots, x_{in})$ is the current position of the particle, which represents the turn-OFF delay time. $v_{ij} = (v_{i1}, v_{i2}, v_{i3}, \dots, v_{in})$ is the current velocity of the particle, which represents the update step size of the turn-OFF delay time. $pbest_{ij}(iter)$ represents the local best of the personal particle, and $gbest_{ij}(iter)$ represents the global best of all particles. In (5), the inertia weight (ω) is the time-varying parameter, which is written as [32]

$$\omega = \omega_{\max} - (\omega_{\max} - \omega_{\min}) \frac{iter}{T_{\max}} \quad (6)$$




Fig. 4. Particle coding of the PSO algorithm: four-dimensional coding is taken as example. Turn-OFF delay time is changed four times in a quarter of a fundamental cycle, which means that there are four dimensions for each particle.

where ω_{\max} , ω_{\min} , and T_{\max} are the maximum inertia weight, minimum inertia weight, and number of maximum iterations, respectively.

B. Particle Coding

Particle coding is the key to obtaining the dimension information of each particle in the PSO algorithm, which is shown in Fig. 4. As shown in Fig. 4, the four-dimensional coding is taken as example. The turn-OFF delay time is changed four times in a quarter of a fundamental cycle, which means that there are four dimensions for each particle. In fact, it is only necessary to optimize the turn-OFF delay time in a quarter of a fundamental cycle, and the rest is repeated according to the principle of the single-phase symmetry.

C. Fitness Function

The fitness function is the only index to evaluate the optimization performance of the PSO algorithm. In general, the smaller the fitness value obtained from this function, the better the optimization effect [39]. Because the purpose of reducing the power losses of the Si/SiC hybrid switches is to further improve the efficiency of a single-phase inverter, the average total loss of the Si/SiC-hybrid-switch-based single-phase inverter can be set as the fitness function. Referring to [40], its formula is written as

$$\begin{aligned} F_v &= P_{adc} - P_{aac} \\ &= \frac{1}{t_o} \int_0^{t_o} [U_{dc}(t) \times I_{dc}(t)] dt \\ &\quad - \frac{1}{2t_o} \int_0^{t_o} [U_{o\alpha}(t) I_{o\alpha}(t) + U_{o\beta}(t) I_{o\beta}(t)] dt \quad (7) \end{aligned}$$

TABLE I
 COMPUTATIONAL COSTS OF INTERRUPT AND PSO ALGORITHM

	Interrupt	PSO algorithm (4-dimension)	PSO algorithm (16-dimension)
Execution time of interrupt and PSO algorithm			
$t_{io1} + t_{io2}$	×	0.15ms	0.64ms
$t_{ui1} + t_{ui2} + t_{ui3}$	×	0.46ms	1.68ms
$30 \times t_o$	×	30s	30s
t_f	0.55 μ s	×	×
t_p	4.19 μ s	×	×
t_{ad}	2.12 μ s	×	×
Resources (Number of used units in the RAM of the DSP)			
RAM (.switch)	32 (0.11%)	0 (0%)	0 (0%)
RAM (.text)	2077 (7.24%)	1024 (3.57%)	1024 (3.57%)
RAM (.cinit)	8 (<0.10%)	277 (0.97%)	277 (0.97%)
RAM (.ebss)	0 (0%)	1268 (4.42%)	4648 (16.21%)




Fig. 5. Optimization principle of an adaptive delay-time control method.

where P_{adc} and P_{aac} represent the average input power and the average output power, respectively. $U_{o\alpha}$ and $U_{o\beta}$ represent the output voltages at the stationary coordinate. $I_{o\alpha}$ and $I_{o\beta}$ represent the output currents at the stationary coordinate. t_o represents the operating time of the single-phase inverter required to obtain the fitness value in the optimization process of the PSO algorithm, and the larger value of t_o , the more stable value of the average power. In fact, its value needs to consider the actual application and hardware conditions. In conclusion, the establishment of the fitness function does not need to obtain the case temperature and the ON-state current of each device inside the Si/SiC hybrid switch, so additional sampling circuits are not required.

D. Implementation of Online Optimization and Computational Cost

Based on the PSO algorithm, fitness function, and Si/SiC-hybrid-switch-based single-phase inverter, the optimization principle of the adaptive delay-time control method is shown in Fig. 5. The implementation of online optimization in the DSP is shown in Fig. 6, and different computation time is highlighted by different colors. Meanwhile, computational costs of the interrupt and PSO algorithm are shown in Table I. As can be seen from Fig. 6, the number of particles is 30, F_{vi} ($i = 1, 2, 3, \dots, 30$) represents the fitness value of each particle, and there is $f_s = 1/t_s = 40$ kHz. Except for the calculation process of the fitness value, the optimization processes of the

PSO algorithm in the proposed method are not carried out in the interrupt, but they are working in the main function. And the purpose of adopting the PSO algorithm is to further reduce the average power loss of the Si/SiC-hybrid-switch-based single-phase inverter, so it does not require high real-time performance. According to Figs. 5 and 6, the online optimization process of the proposed method comprises three phases, and details are presented in the following.

Phase 0: Optimization initialization.

Step 1: The position and velocity of the particles are initialized, which means that t_{off_delay} and its update step size are initialized. The execution time of this process is t_{io1} . Meanwhile, $iter$ is set as 0. Then, the local best of the personal particle and the global best of all particles are also initialized, and the execution time of this process is t_{io2} . Finally, the optimization moves to the next phase.

As can be seen from Table I, when the particle dimension is 4, the overall computation time (t_{total}) of “Step 1” is calculated as

$$t_{total} = t_{io1} + t_{io2} = 0.15 \text{ ms.} \quad (8)$$

When the particle dimension is 16, the overall execution time (t_{total1}) of “Step 1” is calculated as

$$t_{total1} = t_{io1} + t_{io2} = 0.64 \text{ ms.} \quad (9)$$

Phase 1: Optimization iteration.

Step 2: The position and velocity of the particles are updated by (5) and (6), and the execution time of this process is t_{ui1} . Then, the new t_{off_delay} is sent to the interrupt to obtain new voltage and current signals from the Si/SiC-hybrid-switch-based single-phase inverter.

Step 3: According to (7), the fitness function obtains these voltage and current signals to calculate the new fitness values of all particles, and the execution time of this process is $30t_o$. Finally, these new fitness values will be sent to the PSO algorithm.

In “Step 3,” the fitness value of each particle is obtained by running the interrupt of k times, so there is $t_o = kt_s$. As can be seen from Table I, the overall execution time (t_{total2}) of the SPWM strategy, calculation of the fitness value, and the analog-to-digital (AD) converter in each interrupt is calculated as

$$t_{total2} = t_p + t_f + t_{ad} = 6.86 \mu\text{s} < t_s = 25 \mu\text{s} \quad (10)$$




Fig. 6. Implementation of online optimization in the DSP: Except for the calculation process of the fitness value, the optimization processes of the PSO algorithm in the proposed method are not carried out in the interrupt, but they are working in the main function. And the purpose of adopting the PSO algorithm is to further reduce the average power loss of the Si/SiC-hybrid-switch-based single-phase inverter, so it does not require high real-time performance.

where t_p , t_f , and t_{ad} represent the execution time of the SPWM strategy, execution time of calculating the fitness value, and execution time of the AD converter, respectively. t_r and t_{r1} in Fig. 6 present the rest time of the interrupt.

Step 4: The optimal termination condition is determined, and the execution time of this process is t_{ui2} . If there is $iter > T_{max}$, the optimization moves to the next phase. Otherwise, the optimization is continued to "Step 5."

Step 5: The local best of the personal particle and the global best of all particles are updated by evaluating the corresponding fitness values, and there is $iter = iter + 1$. The execution time of this process step is t_{ui3} . Then, go back to "Step 2."

As can be seen from Table I, the execution time of "Step 3" is 30 s. When the particle dimension is 4, the overall execution time (t_{total3}) of Steps 2, 4, and 5 is calculated as

$$t_{total3} = t_{ui1} + t_{ui2} + t_{ui3} = 0.46 \text{ ms.} \quad (11)$$

When the particle dimension is 16, the overall execution time (t_{total4}) of Steps 2, 4, and 5 is calculated as

$$t_{total4} = t_{ui1} + t_{ui2} + t_{ui3} = 1.68 \text{ ms.} \quad (12)$$

Phase 2: Optimization completion.

In this phase, the optimization is finished, and only the SPWM strategy and the AD converter are working in each interrupt. Meanwhile, the time-varying t_{off_delay} with the minimum fitness

value is taken as the final parameter for the Si/SiC-hybrid-switch-based single-phase inverter.

In conclusion, the PSO algorithm has a low requirement on the real-time performance. And even if the calculation of the fitness value, SPWM strategy, and AD converter are working in the interrupt, their overall execution time is 28% smaller than the interrupt time.

As can be seen from Table I, when the dimension of the particle is 16, the total number of used units of the PSO algorithm in the RAM of the DSP is 21% smaller than the total units of the RAM. It means that the PSO algorithm does not require too many hardware resources of the DSP. And with the decrease in the particle dimension, the hardware resources occupied by the PSO algorithm will also be decreased. Meanwhile, the total number of used units of each interrupt in the RAM is 7.5% smaller than the total units of the RAM. Therefore, the proposed method has little influence on the real-time computation of the DSP, and there is enough room in the DSP to implement other functions.

IV. EXPERIMENTAL VERIFICATIONS

In order to verify the effectiveness of the proposed method, the corresponding experimental platform is established, which is shown in Fig. 7. As can be seen from Fig. 7, the experimental platform comprises the dc source, power analyzer, personal




Fig. 7. Experimental platform.

 TABLE II
 EXPERIMENTAL PARAMETERS

Parameters	values
DC voltage (U_{dc})	400V
Filter inductance (L_1 and L_2)	0.308mH
Filter capacitor (C)	24 μ F
Switching frequency (f_1)	40kHz
Modulation ratio (m)	0.778
Number of particles	30
Optimization interval of t_{off_delay}	[0, 3](μ s)
Maximum iteration (T_{max})	50
Operating time of single-phase inverter (t_o)	1s
Si IGBT (IGW25N120H3)	1200V/25A
SiC MOSFET (C2M0160120D)	1200V/12.5A

computer (PC), DSP control board, single-phase inverter, load, and oscilloscope. Partial experimental parameters are described in Table II. According to [16], when the load current is smaller than 25 A (root mean square) and t_{off_delay} reaches to 3 μ s, the Si/SiC hybrid switch still can work stably. Therefore, the optimization interval of t_{off_delay} can be set as [0, 3] μ s. When t_o is set as 1 s, the power fluctuation of the average power is already very small. Meanwhile, according to experiments at various power levels, when the number of optimization iterations approaches to 30, the average power loss is almost unchanged, which means that the optimization has reached the optimal region. Therefore, T_{max} can be set as 50 in the following experiments. The selection of the Si IGBT (IGW25N120H3, 1200 V/25 A [41]) and the SiC MOSFET (C2M0160120D, 1200 V/12.5 A [42]) inside the Si/SiC hybrid switch is only an example. In fact, the device loss models of different types of Si/SiC hybrid switches can be established by (1)–(4), and the relationship between t_{off_delay} and the device loss model of different Si/SiC hybrid switches will not be changed. It means that the proposed method is suitable for any type of Si/SiC hybrid switch.

A. Propagation Delay Analysis of Gate Driving Circuit

Based on [41], the structure of the gate driving circuit is shown in Fig. 8. As can be seen from Fig. 8, R_{g1} and R_{g2} represent the




Fig. 8. Gate driving circuit structure of Si/SiC hybrid switch.

gate driving resistance of the SiC MOSFET and the gate driving resistance of the Si IGBT, respectively. The gate driving circuit of the Si/SiC hybrid switch comprises gate driving resistances, a dual-channel isolated driver (2ED020I12-F2), and isolated power supplies (MGJ2D151505SC and MGJ2D151509SC). The isolated power supplies can provide the turn-ON and turn-OFF voltages to the SiC MOSFET and the Si IGBT. In addition, with the help of the dual-channel isolated driver, the pulsewidth modulation (PWM) signals from the DSP can drive the Si IGBT and the SiC MOSFET.

In fact, the propagation delay exists in the gate driving circuits. However, the propagation delay errors between the gate driving signals of the Si IGBT and the SiC MOSFET (Turn-ON and turn-OFF) are smaller than 3 ns, which means that the propagation delay errors are too small to affect the power losses of the Si/SiC hybrid switches. Therefore, the influence of the propagation delay of the gate driving circuit on the proposed method can be neglected.

B. Obtaining of Optimal Parameters in the PSO Algorithm

Different parameters in the PSO algorithm may change its own optimization performance, so obtaining of optimal parameters for the PSO algorithm is necessary.

When different parameters in the PSO algorithm are adopted, the average total loss of the single-phase inverter with 30 independent optimizations (average total loss), minimum total loss in 30 independent optimizations (minimum total loss), and maximum total loss in 30 independent optimizations (maximum total loss) are shown in Table III. As can be seen from Table III, different parameters are denoted as Sets 1–10. When c_1 and c_2 are set as 2 and there is $\omega = 0.9$ –0.4 (Set 1), the average total loss is 184.1 W, which is smaller than that of Sets 2–6. The minimum total loss adopting Set 1 is 181.9 W, which is smaller than that of Sets 2–6. And, the maximum total loss adopting Set 1 is smaller than that of Sets 1–3, 5, and 6. Therefore, the optimal c_1 and c_2 are set as 2.

TABLE III
COMPARISON OF DIFFERENT PSO PARAMETERS

Groups	Parameters in PSO algorithm	Average total loss (W)	Minimum total loss (W)	Maximum total loss (W)
Different acceleration factors (c_1 and c_2)				
Set 1	$c_1, c_2 = 2, 2$	184.1	181.9	187.5
Set 2	$c_1, c_2 = 2, 3$	189.6	183.9	195.8
Set 3	$c_1, c_2 = 1, 3$	187.7	184.1	192.9
Set 4	$c_1, c_2 = 3, 2$	184.9	182.8	186.8
Set 5	$c_1, c_2 = 3, 1$	186.4	184.3	189.2
Set 6	$c_1, c_2 = 1, 1$	187.5	184.5	191.9
Different inertia weight (ω)				
Set 7	$\omega = 0.9 \sim 0.4$	184.1	181.9	187.5
Set 8	$\omega = 1.3 \sim 0.4$	185.2	181.9	189.2
Set 9	$\omega = 1.6 \sim 0.4$	187.3	184.5	192.6
Set 10	$\omega = 0.9 \sim 0.2$	190.2	185.9	196.1

TABLE IV
COMPARISON OF DIFFERENT METHODS (LOAD POWER IS SET AS 4 kW)

	Average total loss (W)	Minimum total loss (W)	Maximum total loss (W)
Fixed $t_{off_delay}(1.25\mu s)$	197.1	Same	Same
PSO time-varying t_{off_delay} (Particle dimension of 4)	184.1	181.9	187.5
PSO time-varying t_{off_delay} (Particle dimension of 8)	183.0	180.0	185.1
PSO time-varying t_{off_delay} (Particle dimension of 16)	182.8	179.6	186.0

TABLE V
COMPARISON OF DIFFERENT METHODS (LOAD POWER IS SET AS 5 kW)

	Average total loss (W)	Minimum total loss (W)	Maximum total loss (W)
Fixed $t_{off_delay}(1.25\mu s)$	289.9	Same	Same
PSO time-varying t_{off_delay} (Particle dimension of 4)	270.9	268.6	272.8
PSO time-varying t_{off_delay} (Particle dimension of 8)	268.8	266.1	271.5
PSO time-varying t_{off_delay} (Particle dimension of 16)	268.4	265.5	272.4


Based on the optimal acceleration factors ($c_1, c_2 = 2, 2$), when the inertia weight (ω) is set as 0.9–0.4 (Set 7), the average total loss is smaller than that of Sets 8–10. Meanwhile, the minimum total loss and the maximum total loss adopting Set 7 are also smaller than those of Sets 8–10. Therefore, the optimal ω can be set as 0.9–0.4.

C. Comparison Experiments at Different Power Levels

When the load power is set as 4 and 5 kW, comparison results of the optimal fixed t_{off_delay} and the time-varying t_{off_delay} optimized by the PSO algorithm are presented in Tables IV and V. Experimental waveforms adopting the PSO algorithm are shown in Figs. 9 and 10. And the power loss distributions adopting the fixed t_{off_delay} and the time-varying t_{off_delay} optimized by the PSO algorithm (16-dimensional optimization) are shown in Fig. 11. Detailed analysis is shown as follows.


- 1) *Load power is set as 4 kW*: As shown in Table IV, when the load power is set as 4 kW and the optimal fixed t_{off_delay} is $1.25\mu s$, the total loss of the Si/SiC-hybrid-switch-based single-phase inverter adopting this fixed t_{off_delay} is 197.1 W. When the particle dimension is 4, the average total loss adopting the PSO algorithm is 184.1 W, which is 13.0 W smaller than that of the fixed t_{off_delay} . The minimum total loss adopting the PSO

algorithm is 181.9 W, which is 15.2 W smaller than that of the fixed t_{off_delay} . And the maximum total loss adopting the PSO algorithm is smaller than that of the fixed t_{off_delay} . Therefore, the time-varying t_{off_delay} optimized by the PSO algorithm can further reduce the total loss of the Si/SiC-hybrid-switch-based single-phase inverter at this power level. The experimental waveforms of a set of time-varying t_{off_delay} in 30 independent optimizations (four-dimensional optimization) are shown in Fig. 9(a). When the particle dimension is 8, the average total loss is 183.0 W, which is 1.1 W smaller than that of the four-dimensional optimization (particle dimension of 4). Meanwhile, the minimum total loss and the maximum total loss are also smaller than those of the four-dimensional optimization. It means that with the increase in the dimension, the adjustment accuracy of the power loss in a fundamental cycle will be increased, so the optimization effect will be improved. The experimental waveforms of a set of time-varying t_{off_delay} in 30 independent optimizations (eight-dimensional optimization) are shown in Fig. 9(b). The average total loss of the 16-dimensional optimization is 182.8 W, which is 0.2 W smaller than that of the eight-dimensional optimization. Therefore, the optimization effect will not be significantly improved when the




$$x_{i4} = [2.82, 2.31, 1.27, 0.99] (\mu\text{s})$$

(a)



$$x_{i8} = [1.27, 1.97, 2.89, 2.48, 2.27, 1.56, 1.39, 0.65] (\mu\text{s})$$

(b)




$$x_{i16} = [1.14, 1.13, 2.68, 2.99, 2.83, 2.71, 2.48, 2.52, 2.37, 2.05, 1.85, 1.69, 1.35, 1.13, 0.99, 0.77] (\mu\text{s})$$

(c)


Fig. 9. Experimental waveforms adopting PSO algorithm (load power is set as 4 kW): $t_{\text{off_delay}}$ near the peak-current region is smaller than that of the zero-crossing region, which means that the power loss of the Si/SiC hybrid switch at the low current level is mainly reduced by decreasing the switching loss. And, the reduction of power loss at the high current level mainly depends on the reduction of the conduction loss of the SiC MOSFET. (a) Four-dimensional optimization. (b) Eight-dimensional optimization. (c) Sixteen-dimensional optimization.

dimensions of the particle are more than eight. The experimental waveforms of a set of time-varying $t_{\text{off_delay}}$ in 30 independent optimizations (16-dimension optimization) are shown in Fig. 9(c), and the power loss distribution adopting this time-varying $t_{\text{off_delay}}$ is shown in Fig. 11(b).




$$x_{i4} = [2.63, 2.28, 1.18, 0.82] (\mu\text{s})$$

(a)



$$x_{i8} = [1.15, 2.08, 2.79, 2.39, 2.13, 1.36, 1.13, 0.67] (\mu\text{s})$$

(b)



$$x_{i16} = [2.57, 1.56, 2.97, 2.94, 2.75, 2.68, 2.53, 2.49, 2.06, 1.75, 1.48, 1.26, 1.06, 0.97, 1.27, 0.66] (\mu\text{s})$$

(c)

Fig. 10. Experimental waveforms adopting PSO algorithm (load power is set as 5 kW). (a) Four-dimensional optimization. (b) Eight-dimensional optimization. (c) Sixteen-dimensional optimization.

As can be seen from Fig. 11(a), the total conduction loss of all Si/SiC hybrid switches adopting this time-varying $t_{\text{off_delay}}$ is 63.19 W, which is 4.60 W smaller than that of the fixed $t_{\text{off_delay}}$. And the total switching loss of all Si/SiC hybrid switches adopting this time-varying $t_{\text{off_delay}}$ is 76.81 W, which is 7.30 W smaller than that of the fixed $t_{\text{off_delay}}$.




Fig. 11. Power loss distributions adopting fixed $t_{\text{off_delay}}$ and time-varying $t_{\text{off_delay}}$ optimized by the PSO algorithm (16-dimensional optimization): only considering the switching losses and conduction losses of all Si/SiC hybrid switches. Both the total conduction loss and total switching loss of all Si/SiC hybrid switches can be reduced by optimizing the time-varying $t_{\text{off_delay}}$, so the power loss reduction of the single-phase inverter can be achieved. (a) Power load is set as 4 kW. (b) Power load is set as 5 kW.

According to Figs. 9 and 11(a), $t_{\text{off_delay}}$ near the peak-current region is smaller than that of the zero-crossing region, which means that the power loss of the Si/SiC hybrid switch at the low current level is mainly reduced by decreasing the switching loss. And the reduction of power loss at the high current level mainly depends on the reduction of the conduction loss of the SiC MOSFET. Therefore, both the total conduction loss and the total switching loss of all Si/SiC hybrid switches can be reduced by optimizing the time-varying $t_{\text{off_delay}}$, which means that the power loss reduction of the single-phase inverter can be achieved.

- 2) *Load power is set as 5 kW*: As shown in Table V, when the load power is set as 5 kW, the average total loss of the four-dimensional optimization is 270.9 W, which is 19.0 W smaller than that of the fixed $t_{\text{off_delay}}$ (1.25 μs). The minimum total loss of the four-dimensional optimization is 268.6 W, which is 21.3 W smaller than that of the

fixed $t_{\text{off_delay}}$. And the maximum total loss of the four-dimensional optimization is smaller than that of the fixed $t_{\text{off_delay}}$. Therefore, the PSO algorithm can also achieve the lower loss of the single-phase inverter at this power level. The experimental waveforms of a set of time-varying $t_{\text{off_delay}}$ in 30 independent optimizations (four-dimension optimization) are shown in Fig. 10(a).

The average total loss of the eight-dimensional optimization is 268.8 W, which is 2.1 W smaller than that of the four-dimensional optimization. Meanwhile, the minimum total loss and the maximum total loss of the eight-dimensional optimization are smaller than those of the four-dimensional optimization. It means that the optimization effect can be further improved at the eight-dimensional optimization. The experimental waveforms of a set of time-varying $t_{\text{off_delay}}$ in 30 independent optimizations (eight-dimensional optimization) are shown in Fig. 10(b).

The average total loss of the 16-dimensional optimization is 268.4 W, which is 0.4 W smaller than that of the eight-dimensional optimization. It means that the improvement of the optimization effect will also not be obvious with the further increase in the particle dimension. The experimental waveforms of a set of time-varying $t_{\text{off_delay}}$ in 30 independent optimizations (16-dimensional optimization) is shown in Fig. 10(c), and the power loss distribution adopting this time-varying $t_{\text{off_delay}}$ is shown in Fig. 11(b). As can be seen from Fig. 11(b), the total conduction loss adopting this time-varying $t_{\text{off_delay}}$ is 96.07 W, which is 7.35 W smaller than that of the fixed $t_{\text{off_delay}}$. And the total switching loss adopting this time-varying $t_{\text{off_delay}}$ is 115.23 W, which is 12.01 W smaller than that of the fixed $t_{\text{off_delay}}$.

According to Figs. 10 and 11(b), the value of $t_{\text{off_delay}}$ near the peak-current region is also smaller than that of $t_{\text{off_delay}}$ near the zero-crossing region. Therefore, the power loss of the single-phase inverter can be effectively reduced by decreasing the total conduction loss and total switching loss of all Si/SiC hybrid switches.

D. Comparison Experiments at Different Switching Frequencies

When the load power is set as 5 kW and the switching frequency is changed, the comparison experiments of different methods are presented in Table VI.

- 1) *Switching frequency is decreased*: As can be seen from Table VI, when the switching frequency is changed from 40 to 20 kHz, the average total loss of the four-dimensional optimization is 243.12 W, which is 16.68 W smaller than that of the fixed $t_{\text{off_delay}}$. Meanwhile, the minimum total loss and maximum total loss of the four-dimensional optimization are smaller than those of the fixed $t_{\text{off_delay}}$. Therefore, the proposed method can achieve the lower power loss of the single-phase inverter when the switching frequency is reduced.
- 2) *Switching frequency is increased*: As can be seen from Table VI, when the switching frequency is changed from 40 to 60 kHz, the average total loss of the four-dimensional

TABLE VI
COMPARISONS OF DIFFERENT METHODS AT VARIOUS SWITCHING FREQUENCIES

	Average total loss (W)	Minimum total loss (W)	Maximum total loss (W)
Switching frequency is changed from 40kHz to 20kHz			
Fixed t_{off_delay} (1.25 μ s)	259.80	Same	Same
PSO variable t_{off_delay} (Particle dimension of 4)	243.12	242.01	246.05
Switching frequency is changed from 40kHz to 60kHz			
Fixed t_{off_delay} (1.25 μ s)	325.74	Same	Same
PSO variable t_{off_delay} (Particle dimension of 4)	305.51	303.12	308.74

optimization is 305.51 W, which is 20.23 W smaller than that of the fixed t_{off_delay} . Meanwhile, the minimum total loss and maximum total loss of the four-dimensional optimization are smaller than those of the fixed t_{off_delay} . Therefore, the proposed method can also achieve the loss reduction of the single-phase inverter when the switching frequency is increased.

V. CONCLUSION

In this article, a novel adaptive delay-time control method adopting the PSO algorithm is proposed for the Si/SiC-hybrid-switch-based single-phase inverter, and there are several advantages for the proposed method.

- 1) The optimization process of the proposed method is convenient and simple. The adaptive adjustment of the time-varying delay time is only guided by a simple fitness function, which means that the additional sampling circuits, DPT experiment platform, and device information of the Si/SiC hybrid switch are not required.
- 2) The optimization objective of the proposed method can be achieved. Only by evaluating the fitness values, the PSO algorithm can further improve the efficiency of the Si/SiC-hybrid-switch-based single-phase inverter under different operating states.

An experimental platform of the Si/SiC-hybrid-switch-based single-phase inverter is set up and tested. Compared to the fixed delay time, the power loss reduction of the single-phase inverter at different operating states can be achieved by adaptively adjusting the time-varying delay time. With the increase in the dimension of particles, the optimization effect of the PSO algorithm will be improved at first, and then, its improvement will not be obvious, which means that further increase in the particle's dimension is unnecessary. Meanwhile, the real-time computation of the DSP is slightly affected by the proposed method, and there is enough room in the DSP to implement other functions. In fact, these goals can be easily implemented by other swarm intelligence algorithms. In the future, the swarm intelligence algorithms with the better performance will be studied.

REFERENCES

- [1] A. Q. Huang, X. Song, and L. Zhang, "6.5 kV Si/SiC hybrid power module: An ideal next step?" in *Proc. IEEE Int. Workshop Integr. Power Packag.*, May 2015, pp. 64–67.
- [2] A. Deshpande and F. Luo, "Practical design considerations for a Si IGBT + SiC MOSFET hybrid switch: Parasitic interconnect influences, cost, and current ratio optimization," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 724–737, Jan. 2019.
- [3] Y. Wang, M. Chen, C. Yan, and D. Xu, "Efficiency improvement of grid inverters with hybrid devices," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7558–7572, Aug. 2019.
- [4] T. Zhao and J. He, "An optimal switching pattern for SiC+Si hybrid device based voltage source converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2015, pp. 1276–1281.
- [5] M. Rahimo *et al.*, "Characterization of a silicon IGBT and silicon carbide MOSFET cross-switch hybrid," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4638–4642, Sep. 2015.
- [6] H. Qin, D. Wang, Y. Zhang, D. Fu, and C. Zhao, "The characteristic and switching strategies of SiC MOSFET assisted Si IGBT hybrid switch," in *Proc. 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, Oct. 2017, pp. 1604–1609.
- [7] X. Song, A. Q. Huang, M. Lee, and C. Peng, "High voltage Si/SiC hybrid switch: An ideal next step for SiC," in *Proc. IEEE 27th Int. Symp. Power Semicond. Devices IC's*, May 2015, pp. 289–292.
- [8] P. Palmer, X. Zhang, J. Zhang, E. Findlay, T. Zhang, and E. Shelton, "Coordinated switching with SiC MOSFET for increasing turn-off dv/dt of Si IGBT," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2018, pp. 3517–3521.
- [9] Z. Zhang, L. Zhang, and J. Qin, "Optimization of delay time between gate signals for Si/SiC hybrid switch," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2018, pp. 1882–1886.
- [10] X. Song and A. Q. Huang, "6.5kV FREEDM-pair: Ideal high power switch capitalizing on Si and SiC," in *Proc. 17th Eur. Conf. Power Electron. Appl.*, Sep. 2015, pp. 1–9.
- [11] H. Qin, Q. Xiu, D. Wang, S. Wang, and C. Zhao, "Switching pattern and performance characterization for "SiC+Si" hybrid switch," in *PCIM Eur.; Int. Exhib. Conf. Power Electron., Intell. Motion, Renewable Energy Energy Manage.*, Jun. 2018, pp. 1–6.
- [12] L. Li, P. Ning, X. Wen, Q. Ge, and Y. Li, "A 30kw three-phase voltage source inverter based on the Si IGBT/SiC MOSFET hybrid switch," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2019, pp. 1397–1401.
- [13] L. Li, P. Ning, X. Wen, and D. Zhang, "A 1200 V/200 A half-bridge power module based on Si IGBT/SiC MOSFET hybrid switch," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 4, pp. 292–300, Dec. 2018.
- [14] Z. Li, J. Wang, Z. He, J. Yu, Y. Dai, and Z. J. Shen, "Performance comparison of two hybrid Si/SiC device concepts," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 42–53, Mar. 2020.
- [15] Z. He, Z. Li, F. Yuan, C. Zeng, X. Jiang, and J. Wang, "Active thermal control of SiC/Si hybrid switch," in *Proc. IEEE Int. Power Electron. Appl. Conf. Expo.*, Nov. 2018, pp. 1–4.
- [16] J. Wang, Z. Li, X. Jiang, C. Zeng, and Z. J. Shen, "Gate control optimization of Si/SiC hybrid switch for junction temperature balance and power loss reduction," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1744–1754, Feb. 2019.
- [17] M. M. Swamy, J. Kang, and K. Shirabe, "Power loss, system efficiency, and leakage current comparison between Si IGBT VFD and SiC FET VFD with various filtering options," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 3858–3866, Sep./Oct. 2015.
- [18] Y. Yang, F. Blaabjerg, and H. Wang, "Low-voltage ride-through of single-phase transformerless photovoltaic inverters," *IEEE Trans. Ind. Appl.*, vol. 50, no. 3, pp. 1942–1952, May/Jun. 2014.

- [19] E. H. E. Aboadla, S. Khan, M. H. Habaebi, T. Gunawan, B. A. Hamidah, and M. B. Yaacob, "Effect of modulation index of pulse width modulation inverter on total harmonic distortion for sinusoidal," in *Proc. Int. Conf. Intell. Syst. Eng.*, Jan. 2016, pp. 192–196.
- [20] I. Sudiharto, Sutedjo, F. D. Murdianto, E. Sunarno, S. D. Nugraha, and O. A. Qudsi, "Design and implementation unipolar SPWM full-bridge inverter using fuzzy Sugeno in DC microgrid isolated system," in *Proc. 3rd Int. Conf. Inf. Technol., Inf. Syst. Elect. Eng.*, Nov. 2018, pp. 368–373.
- [21] S. Yin, Y. Liu, Y. Liu, K. J. Tseng, J. Pou, and R. Simanjorang, "Comparison of SiC voltage source inverters using synchronous rectification and freewheeling diode," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1051–1061, Feb. 2018.
- [22] "Siemens," 2019. [Online]. Available: <https://new.siemens.com>
- [23] Z. Li *et al.*, "Active gate delay time control of Si/SiC hybrid switch for junction temperature balance over a wide power range," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 5354–5365, May 2020.
- [24] J. Winkler, J. Homoth, and I. Kallfass, "Electroluminescence-based junction temperature measurement approach for SiC power MOSFETs," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 2990–2998, Mar. 2020.
- [25] Q. Zhang, Y. Yang, and P. Zhang, "A novel method for monitoring the junction temperature of SiC MOSFET on-line based on on-state resistance," in *Proc. 22nd Int. Conf. Elect. Mach. Syst.*, Aug. 2019, pp. 1–5.
- [26] F. Stella, G. Pellegrino, E. Armando, and D. Dapr, "Online junction temperature estimation of SiC power MOSFETs through on-state voltage mapping," *IEEE Trans. Ind. Appl.*, vol. 54, no. 4, pp. 3453–3462, Jul./Aug. 2018.
- [27] Z. Xu, D. Jiang, M. Li, P. Ning, F. F. Wang, and Z. Liang, "Development of Si IGBT phase-leg modules for operation at 200°C in hybrid electric vehicle applications," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5557–5567, Dec. 2013.
- [28] J. Yang, Y. Che, L. Ran, and H. Jiang, "Evaluation of frequency and temperature dependence of power losses difference in parallel IGBTs," *IEEE Access*, vol. 8, pp. 104074–104084, 2020.
- [29] A. Singh, A. Anurag, and S. Anand, "Evaluation of V_{ce} at inflection point for monitoring bond wire degradation in discrete packaged IGBTs," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2481–2484, Apr. 2017.
- [30] J. Kennedy and R. Eberhart, "Particle swarm optimization," in *Proc. Int. Conf. Neural Netw.*, Nov. 1995, vol. 4, pp. 1942–1948.
- [31] Y. Shi and R. Eberhart, "A modified particle swarm optimizer," in *Proc. IEEE Int. Conf. Evol. Comput. IEEE World Congr. Comput. Intell.*, May 1998, pp. 69–73.
- [32] Z. Peng, J. Wang, D. Bi, Z. J. Shen, Y. Dai, and Y. Wen, "Improved particle swarm optimization algorithm and its application in power electronic controller," in *Proc. 19th Eur. Conf. Power Electron. Appl.*, Sep. 2017, pp. P.1–P.10.
- [33] B. Zhao, X. Zhang, and J. Huang, "AI algorithm-based two-stage optimal design methodology of high-efficiency CLLC resonant converters for the hybrid AC–DC microgrid applications," *IEEE Trans. Ind. Electron.*, vol. 66, no. 12, pp. 9756–9767, Dec. 2019.
- [34] M. Kermadi, Z. Salam, J. Ahmed, and E. M. Berkouk, "An effective hybrid maximum power point tracker of photovoltaic arrays for complex partial shading conditions," *IEEE Trans. Ind. Electron.*, vol. 66, no. 9, pp. 6990–7000, Sep. 2019.
- [35] R. Omar, Nizam, M. Rasheed, and M. Sulaiman, "A single phase of modified multilevel inverter using particle swarm optimization (PSO) algorithm," in *Proc. IEEE Int. Conf. Autom. Control Intell. Syst.*, Jun. 2019, pp. 91–95.
- [36] S. Fong, R. Wong, and A. V. Vasilakos, "Accelerated PSO swarm search feature selection for data stream mining big data," *IEEE Trans. Services Comput.*, vol. 9, no. 1, pp. 33–45, Jan. 2016.
- [37] C. Mao, R. Lin, C. Xu, and Q. He, "Towards a trust prediction framework for cloud services based on PSO-driven neural network," *IEEE Access*, vol. 5, pp. 2187–2199, 2017.
- [38] Z. Liu, Y. He, W. Wang, and B. Zhang, "DDos attack detection scheme based on entropy and PSO-BP neural network in SDN," *China Commun.*, vol. 16, no. 7, pp. 144–155, Jul. 2019.
- [39] Z. Peng, J. Wang, D. Bi, Z. J. Shen, Y. Dai, and Y. Wen, "Improved droop control strategy based on improved PSO algorithm," in *Proc. IEEE Energy Convers. Congr. Expo.*, Oct. 2017, pp. 4092–4098.
- [40] Y. A. I. Mohamed and E. F. El Saadany, "Hybrid variable-structure control with evolutionary optimum-tuning algorithm for fast grid-voltage regulation using inverter-based distributed generation," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1334–1341, May 2008.
- [41] "Infineon," 2019. [Online]. Available: <http://www.infineon.com>
- [42] "Cree," 2019. [Online]. Available: <https://www.cree.com>



Zishun Peng (Student Member, IEEE) received the B.S. degree in electric information engineering from the Hunan Institute of Engineering, Xiangtan, China, in 2009, and the M.S. degree in computer applications technology from Wenzhou University, Wenzhou, China, in 2013. He is currently working toward the Ph.D. degree in electric engineering with the College of Electrical and Information Engineering, Hunan University, Changsha, China.

His research interests include power electronics devices and their applications.



Jun Wang (Senior Member, IEEE) received the B.S. degree from the Huazhong University of Science and Technology, Wuhan, China, in 2000, the M.S. degree from the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China, in 2003, the M.E. degree from the University of South Carolina, Columbia, SC, USA, in 2005, and the Ph.D. degree from North Carolina State University, Raleigh, NC, USA, in 2010, all in electrical engineering.

He was a Device Design Engineer with Texas Instruments, Inc., Bethlehem, PA, USA, from 2010 to 2013. He became a Professor with the College of Electrical and Information Engineering, Hunan University, Changsha, China, in 2014. His research interests include power semiconductor devices and their applications in power electronics systems.

Dr. Wang has been an Associate Editor for the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS since 2017.



Zeng Liu received the B.S. degree in electrical engineering and automation from the College of Information Engineering, Xiangtan University, Xiangtan, China, in 2017. He is currently working toward the M.S. degree in electrical engineering with the College of Electrical and Information Engineering, Hunan University, Changsha, China.

His current research interests include silicon carbide power semiconductor devices and their applications.



Zongjian Li received the B.S. degree in electronic information engineering from the College of Engineering, Hunan Normal University, Changsha, China, in 2012, and the Ph.D. degree in electrical engineering from Hunan University, Changsha, in 2020.

He is currently a Postdoctoral Researcher with the College of Electrical and Information Engineering, Hunan University. His research interests include silicon carbide power electronic devices and their applications in high-voltage converter applications.



Daming Wang received the B.S. and M.S. degrees in electrical engineering in 2013 and 2016, respectively, from the College of Electrical and Information Engineering, Hunan University, Changsha, China, where he is currently working toward the Ph.D. degree in electrical engineering.

His current research interests include applications of wide-bandgap power semiconductor devices, model-predictive control, and advanced process control.




Yuxing Dai (Member, IEEE) received the Ph.D. degree in control theory and control engineering from Central South University, Changsha, China, in 2003.

From 1995 to 2001, he was a Professor with the Department of Electronic Engineering, Hunan Normal University, Changsha. From 2001 to 2011, he was a Professor and Director of the Department of Electronic Science and Technology, College of Electrical and Information Engineering, Hunan University, Changsha. From 2011 to 2017, he was a Professor and Dean of the College of Physics and Electronic

Information Engineering, Wenzhou University, Wenzhou, China, where he is currently a Professor with the College of Electrical and Electronic Engineering and the Director of the National-Local Joint Engineering Laboratory of Digitalize Electrical Design Technology. He is also with the College of Electrical and Information Engineering, Hunan University. He has headed more than 20 national, provincial, and industrial projects. He has authored and coauthored five books and more than 100 journal and conference articles. His research interests include modeling, control, and optimization of power electronic systems, microgrids and computer numerical control machine tools, computational intelligence, and engineering practice.

Prof. Dai was a recipient of 11 ministerial and provincial science and technology progress awards.



Guoqiang Zeng (Member, IEEE) received the Ph.D. degree in control science and engineering from Zhejiang University, Hangzhou, China, in 2011.

He is currently an Associate Professor with the National-Local Joint Engineering Laboratory of Digitalize Electrical Design Technology, Wenzhou University, Wenzhou, China. He has authored or coauthored the book entitled *Extremal Optimization: Fundamentals, Algorithms, and Applications* (Boca Raton, FL, USA: CRC Press, 2016) and more than 50 journal and conference articles. He holds more than

ten patents. His research interests include modeling, control, and optimization of smart grids and power converters, Internet of Things, computational intelligence, and information security.

Dr. Zeng was a recipient of seven ministerial and provincial science and technology progress awards.



Z. John Shen (Fellow, IEEE) received the B.S. degree from Tsinghua University, Beijing, China, in 1987, and the M.S. and Ph.D. degrees from Rensselaer Polytechnic Institute, Troy, NY, USA, in 1991 and 1994, respectively, all in electrical engineering.

From 1994 to 1999, he held a variety of positions including Senior Principal Staff Scientist with Motorola, Chicago, IL, USA. He was on Faculty of the University of Michigan-Dearborn, Dearborn, MI, USA, from 1999 to 2004, and with the University of Central Florida, Orlando, FL, USA, from 2004 to

2012. He joined the Illinois Institute of Technology, Chicago, as the Grainger Chair Professor of electrical and power engineering, in 2013. He has also held a Courtesy Professorship with Hunan University, Changsha, China, since 2007, and with Zhejiang University, Hangzhou, since 2013. His research interests include power electronics, power semiconductor devices and integrated circuits, automotive electronics, renewable and alternative energy systems, and electronics manufacturing.

Dr. Shen is a recipient of the 2012 IEEE Region 3 Outstanding Engineer Award, the 2003 NSF CAREER Award, the 2006 IEEE Transaction Paper Award from the IEEE Society of Power Electronics, the 2003 IEEE Best Automotive Electronics Paper Award from the IEEE Society of Vehicular Technology, and the 1996 Motorola Science and Technology Award. He has served as Vice President of Products from 2009 to 2012, an Associate Editor and Guest Editor-in-Chief for the IEEE TRANSACTIONS ON POWER ELECTRONICS, Technical Program Chair, and General Chair of several major IEEE conferences.