

# Determination of RMS Current Load on the DC-Link Capacitor of Voltage Source Converters Using Direct Current Control

Sebastian Raab , Andreas Krämer, and Ansgar Ackva

**Abstract**—RMS current load is one of the most important design criteria for the dc-link capacitors of voltage source converters. In the literature, determination of this rms current load is well documented for state-of-the-art modulation schemes, such as space vector modulation. But the methods presented cannot be applied for direct current control algorithms. Therefore, this article introduces a new approach especially for direct current controllers, which reflects and compares to the state-of-the-art calculation method for space vector modulation. As direct current control is a feedback control, no closed-form solution can be given. Instead, the dc-link capacitor rms current load is determined by an iterative calculation scheme as a function of the modulation level and the phase angle. Although the scheme presented is applied to a three-phase two-level voltage source converter, it can be adapted to any voltage source converter topology. An example is presented applying the calculation method to one specific direct current control algorithm. The calculated results are verified via a digital simulation model as well as test bench measurements showing good correlation. For correct comparison, different effects are considered and discussed between simulation, calculation, and measurement results. These contain transients, the commutation process between insulated gate bipolar transistor (IGBT) and diode, the current-dependent voltage drop of the semiconductors, and the stationary current error of the hysteresis control. The dc-link capacitor current load for space vector modulation is calculated analytically as a reference by using the state-of-the-art method. The comparison of results obtained in this article and the reference are very similar, which is discussed in the conclusion.

**Index Terms**—AC-DC power converters, converters, current control, DC-AC power converters, electric variables control, power electronics, power engineering and energy.

## I. INTRODUCTION

**I**N INDUSTRIAL as well as automotive drive trains, two-level voltage source converters (VSCs) can be considered as state-of-the-art technology. For proper operation of VSCs, their dc voltage needs to be stabilized by the use of capacitors, as shown exemplarily in Fig. 1. The kind of capacitor strongly




Fig. 1. VSC with dc-link capacitor.

depends on the application. For example, in automotive traction drive trains, efforts are made in lowering the capacitors footprint and costs that cause 14% to 16% of the total costs of the traction drive VSC [1]. For correct capacitor specification, the current load  $I_{C1}$  as well as the capacitor ripple voltage  $U_{C1\sim}$  have to be determined precisely.

In [2], a method for the analytical calculation of dc-link capacitor current load is described by means of a space vector modulation (SVM) controlled VSC. For this purpose, the root-mean-square (rms) value of the distortion current at the VSCs dc-side  $I_{E\sim}$  is a valid measure.  $I_{E\sim}$ , often called the ripple current, is determined from the rms value  $I_E$  and its dc component  $I_{E(0)}$  according to (1). Assuming ideal filtering given for the conditions in (2),  $I_{E\sim}$  can be interpreted as  $I_{C1}$

$$I_{E\sim} = \sqrt{I_E^2 - I_{E(0)}^2} \quad (1)$$

$$I_{E\sim} = I_{C1} \text{ for } \omega L_{DC} \gg \frac{1}{\omega C_1}. \quad (2)$$

Equation (1) can be applied to various pulsewidth modulation (PWM) schemes. Literature can be found where  $I_{E\sim}$  is also used to determine the dc-link capacitor current load for interleaved VSC systems [3]. In [4], the normalized distortion current load factor of the dc-link is defined as

$$K_{DC} = \frac{I_{E\sim}^2}{I_n^2} \text{ with } n = U, V, W \quad (3)$$

where  $I_n$  represents the rms values of the VSCs three-phase ac-side currents. The rms values of the phase currents are assumed to be equal, so  $I_n = I_N$ .

In [4], it is shown that the unitless distortion current load factor  $K_{DC}$  is independent of the ac current. It only depends on the modulation level  $m_a$  and the phase displacement angle  $\varphi$ . Therefore, it is suitable for comparing the impact of different modulation as well as direct control methods on the dc-link capacitor current load [5], [6]. In [7],  $K_{DC}$  is applied and calculated

Manuscript received January 28, 2020; revised April 9, 2020; accepted May 26, 2020. Date of publication June 4, 2020; date of current version September 4, 2020. Recommended for publication by Associate Editor D. Dujic. (Corresponding author: Sebastian Raab.)

The authors are with the Technology Transfer Centre for E-Mobility, University of Applied Sciences Würzburg-Schweinfurt, 97616 Bad Neustadt an der Saale, Germany (e-mail: Sebastian.Raab@fhws.de; Andreas.Kraemer@fhws.de; Ansgar.Ackva@fhws.de).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.3000243




Fig. 2. Normalized distortion current load factor of the dc-link for SVM.

for the reduced common mode voltage PWM, a PWM technique specifically developed to alleviate common mode voltages.

In Fig. 2,  $K_{DC}$  for SVM is shown depending on  $m_a$  defined by (4) and  $\varphi$ . Here,  $\hat{u}_{n(1)}$  with  $n = U, V, W$  describes the amplitude of the VSC neutral point output voltage  $u_n$  at fundamental frequency

$$m_a = \frac{2\hat{u}_{n(1)}}{u_{C1}}. \quad (4)$$

Since SVM is the most widely used modulation method for VSCs, the calculated characteristic values are subsequently used as a reference for comparison.

The capacitor ripple voltage  $U_{C1\sim}$  can also be determined analytically for SVM according to Dahono *et al.* [8]. The general solution is given as follows:

$$\begin{aligned} U_{C1\sim} &= \sqrt{\frac{3}{\pi} \int_{\varphi_U}^{\varphi_U + \pi/3} U_{C1\sim,TP} d\varphi_U} \\ U_{C1\sim,TP}^2 &= \frac{1}{T_P} \int_0^{T_P} u_{C1\sim}^2 dt \\ u_{C1\sim} &= \frac{1}{C_1} \int I_{E(0)} - i_E dt. \end{aligned} \quad (5)$$

So, the knowledge of  $i_{E\sim}$  in every operation point is fundamental for dimensioning of the dc-link capacitor because current load as well as ripple voltage can be derived from it.  $i_{E\sim}$  in turn depends on the switching timings of the VSC.

In Sections II and III, a method to calculate  $I_{E\sim}$  for direct current controlled VSCs is described step by step.

- 1) In Section II, direct current control is introduced. Its different switching conditions in comparison to SVM are declared using an exemplary direct current control method called scalar hysteresis control (SHC).
- 2) a) In Section III-A, a calculation method for the total switch-ON times is given for SHC.
- b) In Section III-B, the relative switch-ON times are derived from the total switch-ON times proving the calculation method presented is hardware independent. Therefore, the expression pulse group with duration  $t_{PG}$  is established.

- c) In Section III-C,  $I_{E\sim}$  is calculated for SHC, depending only on modulation level  $m_a$  and phase displacement angle  $\varphi$ .

## II. DIRECT CURRENT CONTROL

The aim of any feedforward modulation method mentioned in Section I is the generation of pulse patterns for setting the target voltage  $u_n^*$  with  $n = U, V, W$  given by a higher leveled controller. In many applications, this higher leveled controller is used to tune the ac current. Due to this architecture, these methods are also referred as indirect current control. In contrast, for direct current control, the set current  $i^*$ , the measured current  $i$ , and the fundamental voltage at the VSC ac-side are taken into account for directly triggering a switching action in order to keep the current error  $i_\varepsilon$  inside a predefined tolerance area.

### A. Hysteresis Control

A well-known direct current control method is the two-point hysteresis control [9, p. 205]. A tolerance area for the current error  $i_{\varepsilon,n}$  in phase  $n$  consisting of an upper limit  $I_{\varepsilon,\text{high}}$  and a lower limit  $I_{\varepsilon,\text{low}}$  is defined [see (6)]. For the three-phase two-point hysteresis controller, the current error  $i_{\varepsilon,n}$  is calculated separately in each phase of the VSC according to (6). If  $i_{\varepsilon,n}$  exceeds the limits of the tolerance area, a switching action defined in (7) is triggered. Therefore, a switch position is selected, which reduces the current error in the corresponding phase. The output voltage  $u_n$  is defined in (8)

$$i_{\varepsilon,n} = i_n - i_n^*, \text{ for } n = U, V, W \quad (6)$$

$$s_n = \begin{cases} +1, & \text{for } i_{\varepsilon,n} > I_{\varepsilon,\text{high}} \\ -1, & \text{for } i_{\varepsilon,n} < I_{\varepsilon,\text{low}} \end{cases} \quad (7)$$

$$u_n = s_n \frac{u_{C1}}{2}. \quad (8)$$

For three-phase VSCs, in the most simple case, all three phase currents are regulated independently from each other. However, this leads to an overdetermination of the system in case of a nonconnected neutral point.

For control reasons, the current error for three-phase applications can be converted into the  $\alpha\beta$ -system by means of Clarke transformation to solve the mentioned issue of overdetermination [10].

### B. Relation Between Voltage and Current Vector

Hereafter, the voltage as well as the current are described in the  $\alpha\beta$ -system for the three-phase direct current control methods. In Fig. 3, the relationship between voltage  $\underline{u}'_{\alpha\beta}$ , set current  $\underline{i}'_{\alpha\beta}$ , and measured current  $\underline{i}_{\alpha\beta}$  are shown. The vector  $\underline{u}'_{\alpha\beta}$  represents the mean value of the VSC output voltage normalized to the intermediate circuit voltage  $u_{C1}$ . It is defined as follows

$$\begin{aligned} \underline{u}'_{\alpha\beta} &= |\underline{u}'_{\alpha\beta}| (\cos(\varphi_U) + j \sin(\varphi_U)) \\ \text{with } |\underline{u}'_{\alpha\beta}| &= \frac{1}{2} m_a = \frac{\hat{u}_{n(1)}}{u_{C1}} \\ \text{and } \varphi_U &= \arg(\underline{u}'_{\alpha\beta}) = \int 2\pi f dt \end{aligned} \quad (9)$$






Fig. 4. Equivalent circuit diagram of the dc (bottom) and ac (top) side of a VSC, assuming ideal sinusoidal output voltage  $u_{\alpha\beta}$  and reverse voltage  $e_{\alpha\beta}$ .

If the limit of the tolerance area is violated, a new SV is selected and applied until the ac-side distortion current  $\hat{i}_\varepsilon$  again exceeds the tolerance area. Thus, the duration of the SV is dependent on the travel speed of  $\hat{i}_\varepsilon$ , i.e., the current slope  $d\hat{i}_\varepsilon/dt$ .

The upper part of the equivalent circuit diagram in Fig. 4 describes the VSC ac-side considering the load voltage  $e_{\alpha\beta}$ , the load impedance  $L_L$  and  $R_L$ , as well as the filter impedance  $L_N$  and  $R_N$ . With  $L_N \gg L_L$ , the distortion of the VSC output voltage  $\underline{u}_{SV}$  is set equal to the voltage  $\underline{u}_{L\varepsilon}$ . So, it becomes clear that the current slope is related to the voltage  $\underline{u}_{L\varepsilon}$ . The lower part describes the VSC dc-side considering the dc voltage source  $u_{DC}$ , the dc line impedance  $L_{DC}$  and  $R_{DC}$ , as well as the dc-link capacitor  $C_1$ .  $I_{E(0)}$  represents the dc component of the VSC dc-side input current,  $i_{E\sim}$  its distortion.

#### A. Determination of on Times

For the computation of the on time  $t_{SV}$  between one violation of the tolerance area at time  $t_0$  and the subsequent at  $t_1$ , the course of  $\hat{i}_\varepsilon$ , as shown in Fig. 5, has to be determined. For the calculations presented, following are assumed.

- 1) The voltage  $\underline{u}_{L\varepsilon}$  is only applied to the inductance  $L_N$ , i.e.,  $R_N = 0 \Omega$ .
- 2) The reverse voltage  $e_{\alpha\beta}$  during the on time of an SV is constant. Thus, the current slope for a switching state can be assumed to be constant.

In [14], a method for the computation of  $\hat{i}_\varepsilon(t)$  depending on the selected SV is introduced and used for predictive current control. This method can subsequently be applied to determine  $t_{SV}$ .

Provided that  $t_{SV}$  is defined by

$$t_{SV} = t_1 - t_0. \quad (18)$$




Fig. 5. Calculated course of the current error using the approach presented in [14].

The current error is already defined in (10). At time  $t_1$ ,  $\hat{i}_\varepsilon$  hits the limit of the tolerance area again. This represents the necessary criterion for triggering a new switching action.

The following relations (19)–(21) describe the course of the square of the current error magnitude  $i_\varepsilon^2$ . These relations as well as the auxiliary quantities  $a_1$  and  $a_2$  are taken from Holtz [14]. Here, the current error vector  $\hat{i}_\varepsilon$  is divided into its real component  $i_{\varepsilon,\alpha}$  and its imaginary component  $i_{\varepsilon,\beta}$ . The same is done with the current slope vector  $d\hat{i}_\varepsilon/dt$

$$i_\varepsilon^2(t_1) = i_\varepsilon^2(t_0) - a_1(t_0) \cdot (t_1 - t_0) + a_2(t_0) \cdot (t_1 - t_0)^2 \quad (19)$$

$$a_1(t_0) = 2 \left( i_{\varepsilon,\alpha}(t_0) \cdot \frac{di_{\varepsilon,\alpha}}{dt}(t_0) + i_{\varepsilon,\beta}(t_0) \cdot \frac{di_{\varepsilon,\beta}}{dt}(t_0) \right) \quad (20)$$

$$a_2(t_0) = \left( \frac{di_{\varepsilon,\alpha}}{dt}(t_0) \right)^2 + \left( \frac{di_{\varepsilon,\beta}}{dt}(t_0) \right)^2. \quad (21)$$

Depending on the selected SV, the chronological sequence of the current  $\hat{i}_\varepsilon(t)$  can take any secant of the error circle with radius  $I_\varepsilon$ . To determine  $\hat{i}_\varepsilon(t)$ , the slope of  $\hat{i}_\varepsilon(t)$  is calculated for  $t = t_0$ , as shown in (22). It indicates the absolute value and the direction of the chronological sequence of  $\hat{i}_\varepsilon(t)$  for  $t_0 \leq t < t_1$

$$\frac{d\hat{i}_\varepsilon}{dt}(t_0) = \frac{\underline{u}_{L\varepsilon}}{L_N}. \quad (22)$$

After expiration of  $t_{SV}$ , the current error reaches the limit of the tolerance area and a new SV needs to be selected and applied. The resulting quadratic function (19) provides information about the number of possible solutions for  $t_1$ . A detailed calculation of  $t_{SV}$  is given in (23)–(25). The results coincide with [14].

General solution for  $t_{1,1/2}$

$$t_{1,1/2} = \frac{2a_2(t_0)t_0 - a_1(t_0) \pm \sqrt{d}}{2a_2(t_0)}. \quad (23)$$

Provided that discriminant  $d$  is covered by

$$d = a_1^2(t_0) + 4a_2(t_0)I_\varepsilon^2 - 4a_2(t_0)i_\varepsilon^2(t_0). \quad (24)$$

Special solution for  $i_\varepsilon^2(t_0) = i_\varepsilon^2(t_1) = I_\varepsilon^2$

$$t_{1,1/2} = \frac{2a_2(t_0)t_0 - a_1(t_0) \pm a_1(t_0)}{2a_2(t_0)}.$$

$$\text{Solution 1: } t_1 = t_0 \Rightarrow t_{SV} = 0 \quad (25)$$

$$\text{Solution 2: } t_1 = t_0 - \frac{a_1}{a_2} \Rightarrow t_{SV} = -\frac{a_1}{a_2}$$

$$\text{with } t_{SV} = t_1 - t_0.$$

Using the determined on time and the calculated current slope, the current error for  $t = t_1$ , when  $\underline{i}_\varepsilon$  again exceeds the limit of the tolerance area, can be calculated as

$$\underline{i}_\varepsilon(t_1) = \underline{i}_\varepsilon(t_0) + \Delta \underline{i}_\varepsilon$$

$$\text{with } \Delta \underline{i}_\varepsilon = \frac{d\underline{i}_\varepsilon}{dt}(t_0) \cdot t_{SV}$$

$$\Delta \underline{i}_\varepsilon = -\frac{2i_{\varepsilon,\alpha}(t_0)u_{L\varepsilon,\alpha} + 2i_{\varepsilon,\beta}(t_0)u_{L\varepsilon,\beta}}{u_{L\varepsilon,\alpha}^2 + u_{L\varepsilon,\beta}^2} \underline{u}_{L\varepsilon}. \quad (26)$$

Using (26),  $\underline{i}_\varepsilon(t_1)$  is recalculated iteratively to reconstruct the course of  $\underline{i}_\varepsilon(t)$  over any number of switching operations, as shown in (27). The starting point for the very first calculation  $\underline{i}_\varepsilon(t_{m-1})$  at  $m = 1$  is set to an arbitrary point at the limits of the tolerance area

$$\underline{i}_\varepsilon(t_m) = \underline{i}_\varepsilon(t_{m-1}) + \frac{d\underline{i}_\varepsilon}{dt}(t_{m-1}) \cdot t_{SVm} \quad \forall \{m \in \mathbb{N}\}. \quad (27)$$

The on times  $t_{SVm}$  can also be calculated iteratively according to

$$t_{SVm} = -2L_N \frac{i_{\varepsilon,\alpha}u_{L\varepsilon,\alpha} + i_{\varepsilon,\beta}u_{L\varepsilon,\beta}}{u_{L\varepsilon,\alpha}^2 + u_{L\varepsilon,\beta}^2}. \quad (28)$$

### B. Pulse Groups

To determine the relative on times  $\delta_x$  and  $\delta_y$ , the period duration must be determined first. Indirect control procedures have a fixed pulse period duration  $T_P$ . It represents the time between two identical sequences of SVs, provided that the relative switch-ON time of the vectors is variable.

Direct current control methods do not have such a fixed pattern of identical sequences. Therefore, the term period duration cannot be used. However, in order to form the ratio of the on times of successive SVs  $t_{SVm}$ , these are combined into a pulse group with duration  $t_{PG}$ . The number of vectors a pulse group contains is defined equal to the number of SVs available within the considered voltage sector and is denoted with  $M$

$$t_{PG}(\varphi_U) = \sum_{m=1}^M t_{SVm}. \quad (29)$$

For SHC,  $M = 3$ . This means,  $t_{PG}$  is calculated according to (29) summing up three successive calculations of  $t_{SVm}$  that create a pulse group.

For the considered example of voltage sector II from Fig. 3, the relative on times  $\delta_2(\varphi_U)$  and  $\delta_3(\varphi_U)$  needed for solving (16)

are redefined as the ratios between total on times of equal active SVs in one pulse group and  $t_{PG}$ . In (30), the relative on time  $\delta_2$  is calculated exemplarily from the absolute on time  $t_2$  defined in (31).  $\delta_3$  is determined analogously. In (31), the absolute on time  $t_2$  for one pulse group is calculated iteratively using the switching criterion  $k$  of the SHC given in (11).  $k$  defines the decision criterion, which voltage SV is set to reduce the current error. It is recalculated step by step, i.e., for every step  $m$  that represents a violation of the current-tolerance area

$$\delta_2(\varphi_U) = \frac{t_{SV2}(\varphi_U)}{t_{PG}(\varphi_U)} \quad (30)$$

$$t_{SV2}(\varphi_U) = \sum_{m=1}^M t_{SVm} \quad \forall \{m | k(m) = 2\}. \quad (31)$$

Substituting  $t_{SVm}$  in (29) and (31) by means of (28) and inserting the expressions in (30), it can be seen that  $\delta_2(\varphi_U)$  is independent of  $L_N$ . Therefore, the voltage  $\underline{u}_{L\varepsilon}$  can be substituted by the unitless variable  $\underline{u}'_{L\varepsilon}$ , which can be determined according to (32). As  $|\underline{i}_\varepsilon(t_m)| = |\underline{i}_\varepsilon(t_{m-1})|$ ,  $\delta_2(\varphi_U)$  is also independent of  $I_\varepsilon$  as long as  $I_\varepsilon > 0$  A. This proves that the method presented is hardware independent

$$\underline{u}'_{L\varepsilon} = \underline{u}'_{\alpha\beta}(\varphi_U) - \underline{u}'_{SVk}. \quad (32)$$

In (14),  $\varphi_U$  is assumed to be constant during the pulse period duration  $T_P$ . This assumption is also made for the pulse group duration  $t_{PG}$ . Now, the rms value of the distortion current over one pulse group  $i_{E\sim,t_{PG}}$  can be calculated analogously to (16) by substituting  $T_P$  with  $t_{PG}$ , as shown in the following:

$$i_{E\sim,t_{PG}}^2(\varphi_U) = \delta_3 i_V^2 + \delta_2 i_W^2 - (\delta_3 i_V - \delta_2 i_W)^2. \quad (33)$$

### C. Calculation of the Global RMS Value

To calculate the global rms value of the distortion current  $I_{E\sim}$ , the rms value of  $i_{E\sim,t_{PG}}$  for one arbitrary sector is calculated. For the iterative algorithm presented, the integral in (14) cannot be solved analytically. Therefore, it is solved numerically, using the step size  $\Delta\Phi_U$  and the number of steps  $G$  according to the following:

$$I_{E\sim}^2 = \frac{1}{G} \sum_{g=0}^G i_{E\sim,t_{PG}}^2(\Phi_U + g\Delta\Phi_U) \quad (34)$$

$$\Delta\Phi_U = \frac{\pi}{3G} \quad \forall \{G \in \mathbb{N}\}.$$

Assuming  $\varphi_U$  to be constant during the pulse group duration  $t_{PG}$ ,  $\varphi_U$  is recalculated for every pulse group. The course of  $\underline{i}_\varepsilon(t_m)$  is calculated iteratively for  $0 \leq g \leq G$ . Therefore, a case-differentiation for its starting point at  $m = 1$  needs to be defined according to the following:

$$\underline{i}_\varepsilon(t_m, \varphi_U) = \underline{i}_\varepsilon(t_{m-1}, \varphi_U) + \frac{d\underline{i}_\varepsilon}{dt}(t_{m-1}) \cdot t_{SVm}$$

$$\underline{i}_\varepsilon(t_0, \varphi_U) = \begin{cases} I_\varepsilon e^{j0} & \varphi_U = \Phi_U \\ \underline{i}_\varepsilon(t_M, \varphi_U - \Delta\Phi_U) & \varphi_U > \Phi_U \end{cases}. \quad (35)$$




Fig. 6. Distortion current load factor when using the SHC method in comparison to the SVM used as a reference.




Fig. 7. Comparison of simulation and calculated results for the distortion current load factor using SHC.

The precision of this solution depends on the choice of the step size  $\Delta\Phi_U$ . For the results presented, the number of steps is set to  $G = 100$  resulting in  $\Delta\Phi_U = \pi/300$ . Using the given relations, the distortion current load factor  $K_{DC,SHC}$  can be calculated. A comparison of  $K_{DC,SHC}$  and  $K_{DC,SVM}$  is shown in Fig. 6.

#### IV. VERIFICATION OF THE RESULTS USING DIGITAL SIMULATION

To verify the calculated results from Section III, a digital simulation model was created. Fig. 7 shows the comparison results for  $0 < m_a \leq 2/\sqrt{3}$  and  $\varphi = 0^\circ$ .

- 1) Calculation method presented: Curve  $K_{DC,SHC,calc}$ .
- 2) Simulation model accounting current commutation of the VSC: Curve  $K_{DC,SHC,sim}$ .

The comparison shows good correlation between simulation and calculation. For  $m_a \rightarrow 0$ , the shape of the curve  $K_{DC,SHC,calc}$  deviates from  $K_{DC,SHC,sim}$ . This deviation can be addressed to the current commutation.

Calculation does not take into account the current commutation process and the delay time  $t_D$ , it takes switching from one SV to another. This time delays the switch-ON timing of the SV in comparison to the switch-ON command from the SHC. Until the time  $t_D$  has elapsed, the SHC sends no further switching commands to the VSC. This ensures that the minimum on time of an SV is set to  $t_D$ . As this issue also arises when comparing

TABLE I  
PARAMETERS OF HARDWARE SETUP FOR TEST BENCH, WITH  $n = U, V, W$

Current setpoint	$\hat{I}_N^*(50 \text{ Hz}) = 20 \text{ A}$
Grid filter	$L_n(100 \text{ Hz}) = 1,2 \text{ mH}$ $R_n = 1 \text{ m}\Omega$
Copper Rails	$Z_{R,n}(100 \text{ Hz}) =$ $0,1 \text{ m}\Omega + j\omega 140 \text{ nH}$
Snubber capacitors	$C_{S,n}(100 \text{ Hz}) = 470 \text{ nF}$
Connection plate	$Z_P(100 \text{ Hz}) =$ $0,24 \text{ m}\Omega + j\omega 250 \text{ nH}$
DC-link capacitor	$C_1(100 \text{ Hz}) = 4,6 \text{ mF}$
DC Coupling	$L_{DC1}(100 \text{ Hz}) = 34,5 \mu\text{H}$
DC-link voltage	$U_{DC(0)} = 300 \text{ V}$

calculated results with experimental results, a more detailed analysis is given in Section V-B.

#### V. EXPERIMENTAL RESULTS

To verify the calculated and the simulative results, the VSC dc-side current  $i_E$  is measured on an experimental setup. Fig. 8 shows a schematic of the test bench. The device under test (DUT) is a three-phase insulated gate bipolar transistor (IGBT) power module. To absorb the distortion current, the electrolytic capacitor  $C_1$  and three snubber capacitors  $C_{S,n}$  are used. The ac-side output voltage is filtered by the inductances  $L_n$ . To generate a sinusoidal load voltage, a power grid simulator is used. For providing the constant dc voltage, a dc source/sink is applied to the test bench. The amplitude of the three phase ac-side load voltages of the power grid simulator  $\hat{e}_N$  is varied to adjust different modulation levels. As the current setpoint is kept constant, the power handled by the VSC varies from 630 VA at  $m_a = 0.1$  to 7000 VA at  $m_a = 1.15$ . Parameters of the hardware setup are given in Table I.

In order to achieve a low inductance connection between the dc-link capacitor and the DUT, the dc bus bar is bolted directly on the half bridge modules, including three snubber foil capacitors. The dc current  $i_E$  describes the sum of three half bridge dc currents  $i_{DC,n}$ . To measure  $i_E$  correctly, the current sensors are placed in between the DUT and the snubber capacitors, as shown in Fig. 8. This is done because the currents  $i_{S,n}$  of the snubber capacitors  $C_{S,n}$  significantly influence the measurements. For this purpose, U-formed copper rails with impedance  $Z_{R,n}$  are inserted between the dc connection point of the three half bridges and the snubber capacitors, as shown in Fig. 9. The impedance of the dc bus bar, which connects  $C_{S,n}$  to  $C_1$ , is called  $Z_P$ . The impedances of the passive components given in Table I were measured via a programmable LCR bridge. According to datasheet, the LCR bridge has a following measuring range:

- 1) 0,01 m $\Omega$  to 100 M $\Omega$  for resistive load;
- 2) 0,01 pF to 100 mF for capacitive load;
- 3) 10 nH to 100 kH for inductive load.

The frequency ranges from 20 Hz up to 100 kHz. Measurement is done via four-wire measurement. Results presented were obtained at a measurement signal frequency of 100 Hz.

To measure the current  $i_E$ , three clamp-on probes are applied to the test bench. According to datasheet, the bandwidth of these probes ranges from dc to 10 MHz. The amplitude accuracy is stated  $\pm 1\%$  of reading. The rise time is stated to be 35 ns




Fig. 8. Schematic of the test bench used for verification of the calculated results.




Fig. 9. Coupling of the VSC and its dc-link for measurement of  $i_E$  (left-hand side picture). Experimental setup of VSC used as DUT (right-hand side picture).




Fig. 10. Comparative current measurement between Rogowski coil and clamp-on probe, measured in phase V. DC-side current and voltage during one switching action of the DUT.

or less. The current  $i_E$  during the switching action presented in Fig. 10 means a phase accuracy of only 65%.  $i_E$  contains high-frequency components due to the VSC switching transients. Correct measurement data acquisition of the clamp-on probes for those high-frequency distortions is validated. For this purpose, a comparative measurement is performed using a Rogowski coil with an HF bandwidth of 30 MHz. The stated maximum current rise that can be detected is  $20 \text{ ka}/\mu\text{s}$ . The results of the comparison measurement between Rogowski coil ( $i_{DC,V\sim}$ ) and clamp-on probe ( $i_{DC,V}$ ) are shown in Fig. 10 presenting dc-side currents for phase V during one switching action of the DUT. It can be seen that the transient effect is similar for both probes proving the bandwidth of the clamp-on probe is sufficient. Fig. 10 also shows the voltage overshoot  $u_{CC,V}$  caused by the impedance  $Z_{R,V}$ , which has to be kept as low as possible to avoid damage to the IGBT modules of the DUT. Compared to the collector emitter saturation voltage of




Fig. 11. Measured capacitor current over one fundamental period of 20 ms.




Fig. 12. Comparison of measured test bench results with calculation results.

1200 V stated in the datasheet of the DUT, the measured voltage overshoot is reasonable.


In Fig. 11, also the measurement results of the capacitor current  $i_C$  over one fundamental period of 20 ms is shown. As  $i_C$  cannot be measured directly, it is calculated from the ac parts  $i_{DC,n\sim}$  of the currents  $i_{DC,n}$  with  $n = U, V, W$ , as stated in (36). The operating point for the measurement is  $\varphi = 0^\circ$  and  $m_a = 1$

$$i_C = i_{DC,U\sim} + i_{DC,V\sim} + i_{DC,W\sim}. \quad (36)$$

Fig. 12 shows the following comparison of results:

- 1) results from calculation method presented:  $K_{DC,analyt}$ ;
- 2) unfiltered measurement:  $K_{DC,meas}$ ;
- 3) filtered measurement:  $K_{DC,f}$ ;
- 4) filtered measurement neglecting the switching actions at the sector transition:  $K_{DC,sec}$ .

For correct comparison between measurement and simulation or calculated results, respectively, some effects have to be considered. These are explained from Sections V-A to V-E.


 Fig. 13. Comparison of the unfiltered current  $i_E$  with the filtered current  $i_{E,F}$ .

#### A. Transient Effects

To minimize the distortion in the measurement caused by the necessary hardware intervention as described, the course of  $K_{DC,SHC}$  was additionally determined with a filtered current signal of  $i_E$ . In Fig. 13, the unfiltered current at operating point  $m_a = 1$  is shown. Fig. 13 also shows the filtered current, which is used for computing  $K_{DC,f}$ , as shown in Fig. 12. For filtering purpose, a first-order low pass with a cutoff frequency of 5 MHz is used. As expected, the filtered value of  $K_{DC,SHC}$  is lower than the calculated one using the unfiltered current  $i_E$  over the entire course. Especially in the middle of the modulation range,  $K_{DC,SHC,f}$  is also lower than the results determined by calculation or simulation, respectively. Considering these results, subsequent filtering does not give an advantage compared to accepting the additional distortion caused by the hardware intervention.

#### B. Current Commutation

This issue is already encountered in Section IV by comparing calculated results with those from nonideal simulation. The deviation arising from this can be calculated on the basis of different relative switch-ON times of the active SVs  $\delta_a$  or the ZVV  $\delta_0$ . In addition, the current error changes during the commutation process due to the commutation current. This results in a shift of the switch-ON times of the SV required by the controller. The correlations between modulation level and relative switch-ON time can be depicted for  $\varphi = 0^\circ$  as follows:

$$\lim_{m_a \rightarrow 0} \delta_0 = 1 \quad (37)$$


$$\lim_{m_a \rightarrow 2/\sqrt{3}} \delta_0 = 0. \quad (38)$$

If the phase currents  $i_n$  are set equal to its rms value  $I_n$  and  $I_n$  set equal for all three phases ( $I_n = I_N$ ), the relative on times of the active SVs can be summed up to one common relative on time for all active SVs  $\delta_a$ . Accepting these simplification, the normalized distortion current load factor of the dc-link can be recalculated to

$$K_{DC}(i_n = I_N) = \frac{\delta_a I_N^2 - (\delta_a I_N)^2}{I_N^2}$$

$$\text{with } 1 - \delta_a = \delta_0$$

$$K_{DC}(i_n = I_N) = \delta_0 \cdot \delta_a. \quad (39)$$


 Fig. 14. Comparative result of  $K_{DC}(i_n = I_N)$  for calculation ( $K_{DC,calc}$ ) and measurement ( $K_{DC,meas}$ ).

Due to the definition of  $K_{DC}(i_n = I_N)$  and the relations between  $\delta_0$  and  $m_a$ , it becomes clear that deviations of the relative switch-ON times are particularly noticeable at the limits of the modulation range and have a significant impact on the result.

Fig. 14 shows the results of  $K_{DC}(i_n = I_N)$  for calculation and measurement. The results prove that the visible deviations for  $m_a > 0.8$  and  $m_a < 0.3$  can be explained by the neglect of the current commutation process time  $t_D$  for the calculation method presented.

#### C. Stationary Current Error

SHC remains a stationary error in its ac currents  $i_n$ . The phenomenon of remaining error is a known issue for hysteresis control, discussed for dc values in [15, Ch. 3, p. 182]. The calculation method presented considers this issue. But, mainly caused by  $t_D$ , the stationary current error of the test bench results differs from calculated results. Based on the observed deviations, the rms value of the ac-side current  $I_N$  is measured by a current probe instead of being calculated from the set current.  $I_N$  is needed to compute the measured curve of  $K_{DC,SHC}$ .

#### D. VSC and Filter Voltage Drop

The calculation method presented does not take into account current-dependent voltage drop on the ac-side filter as well as the voltage drop  $u_{CE}$  of the DUTs IGBT modules: To consider the voltage drops of the real system, the modulation level  $m_{a,meas}$  is calculated as stated in (40). The value for  $u_{CE}$  is taken from the corresponding datasheet of the power module and is set to  $u_{CE} = 1,7 \text{ V}$  for evaluation

$$m_{a,meas} = \frac{2\hat{e}_N}{u_{DC} - 2u_{CE} - 2R_N I_N}. \quad (40)$$

#### E. Voltage Sector Selection

In [12, Ch. 5, p. 100], it is stated that the SHC method depends on reliable information regarding the position of  $\underline{u}'_{\alpha\beta}$  in order to ensure correct sector selection. In particular, the change of the sector serving as the basis for the SV selection presents a challenge. Because of this, the sensorless acquisition of  $\underline{u}'_{\alpha\beta}$  for the purpose as pilot control of the SHC method was described in [16, Ch. 4, p. 63]. Both in the implementation on the test bench and in the simulation model, the method developed in the framework of Hofmann [16] is used for pilot control of the SHC




Fig. 15. Relative error of the calculated results in comparison to experimental results.

method. To hide the influence of sector transitions, the filtered measurement result is computed by considering sections of  $54^\circ$  in the middle of the  $60^\circ$  sectors. This result is named  $K_{DC,sec}$  in Fig. 12. The result shows only a slight difference in distortion current load factor, which confirms the results of precise sector transitions described in [16].

#### VI. ACCURACY IN COMPARISON TO STATE-OF-THE-ART METHODS

In [2], for  $\varphi = 0^\circ$  and  $0 \leq m_a \leq 1, 15$ , the average error  $\varepsilon$  between calculated and measured results is stated as follows.

- 1)  $\varepsilon = 5\%$  for low ac ripple current ( $\kappa = 0, 1$ ).
- 2)  $\varepsilon = 9\%$  for high ac ripple current ( $\kappa = 0, 8$ ).

The relative amplitude of the ac-side ripple current for pulsewidth modulated VSCs is calculated in [2] as follows:

$$\kappa = \frac{1}{\hat{I}_N} \cdot \frac{U_{DC} T_P}{8L_N}. \quad (41)$$

In order to keep the absolute amplitude of the ac-side ripple current constant using the direct current controller SHC, the mean switching frequency is not constant over the modulation level. Instead, the switch-ON time  $t_{SV}$  is adjusted

$$\frac{U_{DC} t_{SV}}{8L_N} = 8I_\epsilon. \quad (42)$$

The maximum error current is set to  $I_\epsilon = 1$  A. Applied to the relative ripple current as stated in [2],  $\kappa$  can be calculated as follows:

$$\kappa = \frac{I_\epsilon}{\hat{I}_N}. \quad (43)$$

The relative error between measurement and calculation is shown in Fig. 15 for  $\varphi = 0^\circ$  and  $0 \leq m_a \leq 1, 15$ . It shows an accuracy of better than 8% for  $m_a < 0, 9$ . The lower relative accuracy for higher modulation levels can be traced back to the neglect of the current commutation process, as stated in Section V. For the experimental setup,  $I_N = 20$  A resulting  $\kappa = 0, 4$ . The mean average error  $\varepsilon = 7, 3\%$ . From simulation results in [2], it can be seen that the error goes nearly linear with  $\kappa$ . Assuming this, the error of Kolar and Round [2] would be 6.7% at  $\kappa = 0, 4$ , which is quite close to the error of the proposed method. This shows with regard to accuracy that the results for the method proposed for direct current controlled

VSCs are comparable to state-of-the-art methods for pulsewidth modulated VSCs.

#### VII. CONCLUSION AND FUTURE WORK

A calculation scheme for determining the dc-link capacitor rms current load for direct current control methods is presented. As an example, the approach is applied to the SHC, a direct current control algorithm operating in the  $\alpha\beta$  plane.

As a reference, the dc-link capacitor rms current load for SVM  $K_{DC,SVM}$  is calculated using state-of-the-art methods. The comparison between results for SVM and SHC shows a striking similarity over the whole operation area, as shown in Fig. 6. This can be justified by the identical sector-dependent SV selection and indicates that, even with no fixed pulse period, the behavior of SHC is very similar to the behavior of SVM. As SVM is considered to exactly adjust the set voltage, slight deviations can be traced back to the stationary current error of SHC.

The calculated results for  $K_{DC,SHC}$  are verified by digital simulation and test bench measurements and show good correlation. The post treatment of the measurement results are explained. These are as follows:

- 1) filtering of transient effects caused by the necessary hardware intervention for measurement;
- 2) current commutation process not considered in the calculation method presented;
- 3) stationary current error of direct current controllers;
- 4) IGBT/diode voltage drop causing need for recalculation of  $m_a$ ;
- 5) Voltage sector selection using pilot control for SHC.

With the pilot control described in Section V-E, the influence of voltage sector selection is negligible. By comparing Figs. 14 and 12, it becomes clear that the remaining deviation between calculated and measured results can be addressed to the current commutation process. But as the behavior of semiconductors is dependent on many parameters, accounting this process in the generalized, hardware independent calculation method presented does not seem expedient.

Although, it is applied to a specific algorithm, the method presented is a general approach and can be applied to any direct current controller. In contrast to pure numerical simulation, the proposed method provides results in closed-form expressions that are new and useful for the design/component development process.

The derivation of the calculation method presented analytically proves that the global rms value of the dc-side input current  $I_E$  for the exemplary utilized SHC is independent of the following:

- 1) the radius of the tolerance area  $I_\epsilon$ ;
- 2) the ac-side filter components.

The calculation method presented does not determine the instantaneous dc current waveform, such as in numerical simulation. Determination of the instantaneous dc current waveform implicates calculation of the absolute on times. This causes high computation effort due to the very high frequency components and nonlinearities of the instantaneous dc current waveform

without any benefit for the rms value calculation. Instead, the calculation method presented calculates the normalized distortion current load factor  $K_{DC}$  by only determining the relative on times. This causes very less computation effort and, therefore, is a great advantage of the calculation method presented compared to numerical simulation (approximately 570 times faster).

Even though, the article presented focuses on calculation of the dc-link capacitor current load, preliminary work is done for calculating the capacitor ripple voltage of direct current controlled VSCs. This refers to the determination of total on times in Section III-A needed for calculating the capacitor ripple voltage according to the generic approach, as stated in (5). This issue will be focused in future work.

#### REFERENCES

- [1] S. Piepenbreier *et al.*, "Analysis of a multiphase multi-star PMSM drive system with sic-based inverter for an automotive application," in *Proc. PCIM Eur.; Int. Exhib. Conf. Power Electron., Intell. Motion, Renewable Energy, Energy Manage...*, 2018, pp. 1–10.
- [2] J. W. Kolar and S. D. Round, "Analytical calculation of the RMS current stress on the DC-link capacitor of voltage-PWM converter systems," *IEEE Proc.—Elect. Power Appl.*, vol. 153, no. 4, pp. 535–543, Jul. 2006.
- [3] B. Basler, T. Greiner, and P. Heidrich, "Reduction of dc link capacitor stress for double three-phase drive unit through shifted control and phase displacement," in *Proc. IEEE 11th Int. Conf. Power Electron. Drive Syst.*, 2015, pp. 887–889.
- [4] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical tools for carrier based PWM methods," in *Proc. Rec. 28th Annu. IEEE Power Electron. Specialists Conf. Formerly Power Conditioning Specialists Conf. 1970-71. Power Process. Electron. Specialists Conf.*, Jun. 1997, pp. 1462–1471.
- [5] E. Un and A. M. Hava, "Performance analysis and comparison of reduced common mode voltage PWM and standard PWM techniques for three-phase voltage source inverters," in *Proc. 21st Annu. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 19, 2006, pp. 303–309.
- [6] E. Un and A. M. Hava, "A near-state PWM method with reduced switching losses and reduced common-mode voltage for three-phase voltage source inverters," *IEEE Trans. Ind. Appl.*, vol. 45, no. 2, pp. 782–793, Mar./Apr. 2009.
- [7] B. A. Welchko, "Analytical calculation of the RMS current stress on the DC link capacitor for a VSI employing reduced common mode voltage PWM," in *Proc. Eur. Conf. Power Electron. Appl.*, 2007.
- [8] P. Dahono, Y. Sato, and T. Kataoka, "Analysis and minimization of ripple components of input current and voltage of PWM inverters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 4, pp. 945–950, Jul./Aug. 1996.
- [9] F. Jenni and D. Wüest, *Steuerverfahren Für Selbstgeführte Stromrichter*. Zürich, Switzerland: Vdf, Hochschulverlag an der ETH Zürich Teubner, 1995.
- [10] D. Wüest and F. Jenni, "Space vector based current control schemes for voltage source inverters," in *Proc. IEEE Power Electron. Specialist Conf.*, 1993, pp. 986–992.
- [11] H. Wießmann, "Hochdynamisches direktes stromregelverfahren für pulswechselrichter im vergleich zu PWM-verfahren," Ph.D. dissertation, Universität Erlangen-Nürnberg, Technical Faculty, Erlangen, Germany, 2011.
- [12] M. Schaefer, "Direct current control for grid connected multilevel inverters," Ph.D. dissertation, Departament d'Enginyeria Elèctrica, Universitat Politècnica de Catalunya, Barcelona, Spain, 2017.
- [13] M. Schaefer, W. Goetze, M. Hofmann, F. Bayer, D. Montesinos-Miracle, and A. Ackva, "Direct current control for grid-connected diode-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 3067–3074, Apr. 2017.
- [14] S. S. J. Holtz, "A predictive controller for the stator current vector of ac machines fed from a switched voltage source," in *Proc. Int. Power Electron. Conf. Tokyo*, 1983, pp. 1665–1675.
- [15] H. Unbehauen, *Regelungstechnik II*. Vieweg+Teubner Verlag, 2009. [Online]. Available: [https://www.ebook.de/de/product/6475589/heinz\\_unbehauen\\_regelungstechni%k\\_ii.html](https://www.ebook.de/de/product/6475589/heinz_unbehauen_regelungstechni%k_ii.html)
- [16] M. Hofmann, "Improved control for multilevel inverters in grid applications," Ph.D. dissertation, Departament d'Enginyeria Elèctrica, Universitat Politècnica de Catalunya, Barcelona, Spain, 2018.



**Sebastian Raab** was born 1988 in Schweinfurt, Germany. He received the Dipl.-Ing. (FH) and M.Eng. degrees in electrical engineering from the University of Applied Sciences Würzburg-Schweinfurt, Bad Neustadt an der Saale, Germany, in 2013 and 2014, respectively. He is currently working toward the Ph.D. degree in cooperation with the Technische Universität Ilmenau, Ilmenau, Germany.

From 2005 to 2008, he did an apprenticeship as an IT-System Electrician with the Deutsche Telekom AG. Since 2013, he has been a Research Assistant

with the Technology Transfer Center for Electric Mobility, University of Applied Sciences Würzburg-Schweinfurt. His research interests include measures for the analysis and attenuation of the distortion current load on the dc-link of voltage source converters.



**Andreas Krämer** received the Dipl.-Ing. (FH) and M.Eng. degrees in electrical engineering from the University of Applied Sciences Würzburg-Schweinfurt, Bad Neustadt an der Saale, Germany, in 2013 and 2014, respectively. He is currently working toward the Ph.D. degree in cooperation with the Clausthal University of Technology, Clausthal-Zellerfeld, Germany.

Since 2013, he has been a Research Assistant with the Technology Transfer Center for E-Mobility, University of Applied Sciences Würzburg-Schweinfurt.

His research interests include control technology and power electronics, especially self-sensing control of electrical machines, electrical drives, and direct-current control methods for voltage source inverters.



**Ansgar Ackva** graduated from RWTH Aachen University of Technology, Aachen, Germany, in 1992.

He continued his research work with the Institute for Power Electronics and Electrical Drives, RWTH Aachen University of Technology. After having worked in industry for 15 years, he joined the University of Applied Sciences Würzburg-Schweinfurt, Bad Neustadt an der Saale, Germany, as a Full Time Professor for power electronics, electrical drives, and battery systems, in 2007. Since 2013, he is the Head of the Technology Transfer Center for Electric Mobility,

University of Applied Sciences Würzburg-Schweinfurt. He has authored or coauthored more than 60 publications and more than ten patent applications.