

Three-Phase Split-Source Inverter-Fed PV Systems: Analysis and Mitigation of Common-Mode Voltage

M. S. Hassan [✉], *Student Member, IEEE*, Ahmed Abdelhakim [✉], *Senior Member, IEEE*,
Masahito Shoyama [✉], *Senior Member, IEEE*, Jun Imaoka [✉], *Member, IEEE*,
and Gamal M. Dousoky [✉], *Senior Member, IEEE*

Abstract—Common-mode voltage (CMV), caused by standard high-frequency pulsewidth modulated (PWM) voltage source inverters (VSIs), is a major area of interest in various applications, such as electric motor drives, transformerless photovoltaic systems, and grid-tied inverters. Since VSIs have only the buck capability during the inversion mode, an additional boosting stage either in the dc side or in the ac side has to be utilized for low-voltage-fed applications. On the other hand, single-stage solutions, with buck and boost capabilities, represent an interesting alternative with reduced cost, complexity, and converter volume. Among the possible single-stage solutions, split-source inverter (SSI), which has been recently proposed, has several merits over its counterparts. One of the questionable aspects concerning this topology is the CMV, which has not been investigated yet. This article examines the induced CMV with the SSI. This is done by examining the CMV waveforms for VSI and SSI topologies, and then, comparing each other under different PWM schemes. Furthermore, this article proposes the use of the discontinuous space vector PWM scheme with the SSI to mitigate the CMV, where the analysis shows a significant reduction in the CMV compared to the other schemes. In order to validate the introduced analysis, simulation model has been designed using MATLAB/Simulink environment, and simulation results are presented. Moreover, a prototype has been built-up for testing the proposed concepts and the obtained experimental results are provided.

Index Terms—Boost inverter, common-mode voltage (CMV), low-voltage application, photovoltaic (PV) systems, pulsewidth modulation, single-stage converter, split-source inverter (SSI).

Manuscript received September 8, 2019; revised December 16, 2019; accepted January 26, 2020. Date of publication February 3, 2020; date of current version May 1, 2020. Recommended for publication by Associate Editor Y. Li. (*Corresponding author: M. S. Hassan.*)

M. S. Hassan is with the Department of Electrical Engineering, Minia University, Minia 61517, Egypt, and also with the Department of Electrical Engineering, Kyushu University, Fukuoka 819-0395, Japan (e-mail: m.salah@mu.edu.eg).

A. Abdelhakim is with the Department of Energy Conversion, ABB Corporate Research Center, Västerås 721 78, Sweden (e-mail: ahmed.abdelhakim@ieee.org).

M. Shoyama is with the Department of Electrical Engineering, Kyushu University, Fukuoka 819-0395, Japan (e-mail: shoyama@ees.kyushu-u.ac.jp).

J. Imaoka is with the Department of Electrical Engineering, Nagoya University, Nagoya 464-8601, Japan (e-mail: imaoka@nuee.nagoya-u.ac.jp).

G. M. Dousoky is with the Department of Electrical Engineering, Minia University, Minia 61517, Egypt, with the Nahda University, 62513 New Beni Suef, Egypt, and also with the Kyushu University, Fukuoka 819-0395, Japan (e-mail: dousoky@mu.edu.eg).

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2020.2971374

I. INTRODUCTION

COMMON-MODE voltage (CMV), caused by prevalent high-frequency pulsewidth modulated (PWM) inverters, is a significant issue for many applications, such as motor drives, transformerless photovoltaic (PV) systems, and grid-tied inverters. For example, the induced high amplitude, high frequency, and large step change of the CMV induces motor bearing currents, which significantly influence the aging rate of the bearing and lead to bearing failure, and as a consequence affects the overall system reliability. Moreover, it brings undesirable conducted and radiated electromagnetic interference (EMI) issues, motor insulation breakdown, common mode (CM) leakage current, mechanical vibration, and also malfunction of surrounded electronic equipment [1]–[3]. In addition to that, PV modules with an integrated metallic backside and thin-films on flexible laminates may possess very large parasitic capacitance, even when they are dry. Thus, in combination with transformerless inverters, quite large capacitive discharge currents may be generated due to the lack of galvanic isolation. The high switching speeds also bring on voltage fluctuations in the load neutral point. Therefore, a high-frequency CMV appears, resulting in a high level of CM leakage current that may exceed the permissible levels [4]. The induced leakage current circulates through the PV panel's parasitic capacitance can also cause grid voltage and current distortion, EMI issues, additional losses, and a potential safety risk [4]–[7]. Therefore, the CMV issue is seen as a striking area of research, especially in the aforementioned applications.

The integration of PV systems into the grid is usually implemented through a voltage source inverter (VSI), where a boosting stage might be mandatory if the dc input voltage is not sufficient under all the operating conditions. Such added boosting stage results in a two-stage architecture, as depicted in Fig. 1, and this architecture is usually characterized by being bulky and costly solution [8]. On the other hand, single-stage solutions have recently gained higher attention due to the seen merits, in terms of the system volume and cost [9]–[13]. Among the possible single-stage solutions, split-source inverter (SSI), which has been recently proposed in [13], is seen as an interesting and competitive solution due to the gained merits compared to its counterparts. SSI has the merit of lower number of passive elements with reference to the classical impedance source inverter, requiring only three extra diodes with the similar number of complementary switching devices as the VSI [13].




Fig. 1. Two-stage PV system architecture.

Furthermore, no special pulses are required for its basic operation compared to the conventional modulation schemes of the VSI. However, SSI has some demerits, such as high-frequency commutations of the input diodes, unequal current stresses, and increased voltage stresses at lower voltage gains [14].

Recently, several research activities have been conducted on the SSI considering its single-phase structure, as discussed in [9]–[12] and its three-phase one, as discussed in [13]–[16]. It is worth noting that the previous studies have mainly focused on the boosting capability gained from SSI through either conventional inductor [13] or coupled inductor concept [10]. In addition to that, multilevel configurations of SSI such as diode-clamped [14] and flying-capacitor structures [16] have been investigated as well. Furthermore, closed-loop grid-connected operation through decoupled control strategy [17], high-speed commutation issue of SSI extra diodes [9], and recently, the switch count reduction for the simplified version of the SSI [11] have been also considered. However, so far, research has yet to systematically examine the CMV behavior of the SSI. Therefore, output CMV issue of the SSI topology is investigated in this article under different PWM schemes. Then, a discontinuous space vector PWM (DSVPWM) strategy is proposed in order to mitigate such CMV issue.

This article is organized as follows. Section II elucidates the CMV problem in VSI and SSI topologies using converters' equivalent circuits. After that, the proposed DSVPWM strategy is discussed in Section III. Then, the simulation results and discussion, which verify the effectiveness of the suggested modulation strategy, are presented in Section IV, where the experimental validation is introduced in Section V. Finally, the conclusion is drawn in Section VI.

II. ANALYSIS OF COMMON-MODE VOLTAGE

The CMV generated by the inverter-based PV systems, along with parasitic capacitive couplings, may cause undesirable issues in various applications as mentioned before. This CMV (u_{cm}) can be obtained by averaging the voltages of the three-phase-legs with reference to (O), as shown in Fig. 2, considering the traditional three-phase VSI. Thus, u_{cm} can be expressed as follows:

$$u_{cm} = \frac{u_{AO} + u_{BO} + u_{CO}}{3} \quad (1)$$

where u_{AO} , u_{BO} , and u_{CO} are the three-phase-legs voltages of the inverter, as illustrated in Fig. 2. In this section, the intrinsic properties of the CMV in VSI and SSI topologies are thoroughly analyzed and compared.




Fig. 2. VSI topology converters' equivalent circuit.

TABLE I
SWITCHING STATES AND RESULTANT CMV VALUES

Switching state	u_{AO}	u_{BO}	u_{CO}	u_{cm}
NNN	$-U_{dc}/2$	$-U_{dc}/2$	$-U_{dc}/2$	$-U_{dc}/2$
NNP	$-U_{dc}/2$	$-U_{dc}/2$	$U_{dc}/2$	$-U_{dc}/6$
NPN	$-U_{dc}/2$	$U_{dc}/2$	$-U_{dc}/2$	$-U_{dc}/6$
NPP	$-U_{dc}/2$	$U_{dc}/2$	$U_{dc}/2$	$U_{dc}/6$
PNN	$U_{dc}/2$	$-U_{dc}/2$	$-U_{dc}/2$	$-U_{dc}/6$
PNP	$U_{dc}/2$	$-U_{dc}/2$	$U_{dc}/2$	$U_{dc}/6$
PPN	$U_{dc}/2$	$U_{dc}/2$	$-U_{dc}/2$	$U_{dc}/6$
PPP	$U_{dc}/2$	$U_{dc}/2$	$U_{dc}/2$	$U_{dc}/2$

A. VSI CMV Analysis

Before proceeding to analyze the consequent CMV issue produced by the SSI topology, it is essential to review the CMV of the conventional VSI as a reference case.

The typical three-phase VSI, in which a B6-bridge is fed from a dc-link voltage (U_{dc}), is shown in Fig. 2. In this B6-bridge, each pair of switches are switched in a complementary manner, where Table I lists the permissible eight switching states and their relevant phase-legs voltages with reference to point (O), and the presumed CMV values. Note that ‘‘P’’ or ‘‘N’’ indicate either the load is tied to the positive or to the negative dc-bus terminals, respectively. From this table, it can be noted that the CMV has four different values, which are $\pm U_{dc}/6$ and $\pm U_{dc}/2$. The six active states induce a voltage level of $\pm U_{dc}/6$ compared to $\pm U_{dc}/2$ from the two zero switching states.

Different approaches have been investigated in [18]–[21] to mitigate the CMV issue in the conventional VSIs. These approaches can be classified into software-based approaches as discussed in [7], [18]–[21] and hardware-based ones as discussed in [3] and [4], in which the CM filters are the commonly used solution. Although hardware-based approaches give an effective reduction in the CMV impacts, it greatly influences the system cost, losses, and complexity. In addition to its weight and size that depends on the magnetic saturation of the utilized core, which is thoroughly impacted by the induced CMV. On the other hand, software-based approaches are seen as cost-effective




Fig. 3. Modulating signals and their induced CMV in VSI under different modulation schemes, where $m_i = 0.8$ and $m_f = 10$. Note that $U_{dc} = 100$ V. (a) SPWM. (b) CMV using SPWM. (c) AZSPWM1. (d) CMV using AZSPWM1.

and easy to test and implement. One of the most common software-based approaches to limit the CMV level is to use the reduced CMV PWM (RCMV-PWM) techniques [18], [20]–[22]. These techniques are based on pulse pattern adaptation to remove the zero vector states, and keeps only the active vector states such as active zero state PWM (AZSPWM) [18], [23], remote-state PWM (RSPWM) [18] and near-state PWM [18], [19]. Various versions of the AZSPWM schemes are available, where the AZSPWM1, shown in Fig. 3(c), replaces the zero state vectors with two opposing active vectors to establish a null vector through phase-opposite carrier waves. It is worth to note that the induced CMV levels due to AZSPWM1 utilization are reduced to only $\pm U_{dc}/6$ [see Fig. 3(d)] compared to $\pm U_{dc}/2$ in case of SPWM [see Fig. 3(a) and (b)] or conventional space vector PWM (SVPWM) [18]. For the RSPWM scheme, only a three active vector states, either the odd active vectors or the even active vectors, are utilized to synthesize the output voltage. However, RSPWM suffers from reduced dc-link voltage utilization where the maximum magnitude of the phase to neutral voltages only represent a 57.7% of the voltage achieved by SVPWM [7]. Another insightful approach of RCMV-PWM methods is presented in [20], where a constrained nonlinear programming models are considered. This approach aims at optimizing the three-phase current ripples by minimizing the mean-square values of the ripples, and minimizing the switching loss over a wide range of load power factor. However, so far, none of these approaches can be applied to the SSI topology due to inductor/capacitor charging/discharging concept, which will be discussed and verified in the remaining part of this article. Moreover, all the RCMV-PWM approaches produce bipolar line-to-line voltage pulses, which lead to serious overvoltage at the motor terminals [19].

B. SSI CMV Analysis

A schematic diagram of the SSI is described in Fig. 4. It has the same structure as the VSI but with three extra diodes, in which the boosting feature can be obtained through inductor/capacitor set (L_{SSI} and C_{SSI}). In this section, the modulation techniques applied to the SSI will be analyzed in terms of the induced CMV




Fig. 4. Equivalent circuit of the three-phase SSI.

to deeply understand the problem and then suggest a solution to curtail the peak-to-peak (pk-pk) level of the induced CMV.

Detailed analysis and illustrations of the feasible switching states for the SSI topology are shown in Figs. 5 and 6, where the red lines are dedicated to the inductor charging and discharging paths. Note that the active states are shown in Fig. 5. Based on the same CMV signature, the active states can be classified into odd and even states, where the odd states are illustrated in Fig. 5(a)–(c) and the even states are depicted in Fig. 5(d)–(f). From these figures, in contrast to the VSI topology, it is revealed that the CMV of the SSI primarily depends on the average capacitor voltage. Furthermore, it is confirmed that all the active states are considered as charging states for the inductor L_{SSI} , as stated in [13]. On the other hand, Fig. 6 shows the zero states. Meanwhile, this figure provides a deep insight into the phase-legs voltages when the upper or lower switches are connected. One interesting finding is that, in contrast to the phase-legs voltages with respect to a reference point in the VSI, the inductor voltage in the SSI contributes to the phase-legs voltages when the upper semiconductor devices are ON. This contribution forms asymmetrical configuration of the induced CMV in case of SSI inconsistent to that produced by VSI.

Table II gives a recap of the CMV generated by the SSI. From this table, one can notice that the inductor charging state occurs




Fig. 5. SSI active states equivalent circuits. (a) PNN. (b) NPN. (c) NNP. (d) PPN. (e) NPP. (f) PNP.




Fig. 6. SSI zero states' equivalent circuits and phase-leg voltages. (a) NNN. (b) PPP.

 TABLE II
 DIFFERENT SWITCHING STATES AND THEIR CMV ESTIMATION

Switching State	Inductor		Line voltages			u_{cm}	CMV level
	u_L	Charging	u_{AB}	u_{BC}	u_{CA}		
NNN	U_{dc}	Yes	0	0	0	$-U_{dc}/2$	①
PNN	U_{dc}	Yes	\bar{u}_C	0	$-\bar{u}_C$	$(2\bar{u}_C - 3U_{dc})/6$	②
PPN	U_{dc}	Yes	0	\bar{u}_C	$-\bar{u}_C$	$(4\bar{u}_C - 3U_{dc})/6$	③
NPN	U_{dc}	Yes	$-\bar{u}_C$	\bar{u}_C	0	$(2\bar{u}_C - 3U_{dc})/6$	②
NPP	U_{dc}	Yes	$-\bar{u}_C$	0	\bar{u}_C	$(4\bar{u}_C - 3U_{dc})/6$	③
NNP	U_{dc}	Yes	0	$-\bar{u}_C$	\bar{u}_C	$(2\bar{u}_C - 3U_{dc})/6$	②
PNP	U_{dc}	Yes	\bar{u}_C	$-\bar{u}_C$	0	$(4\bar{u}_C - 3U_{dc})/6$	③
PPP	$U_{dc} - \bar{u}_C$	No	0	0	0	$\bar{u}_C - U_{dc}/2$	④

in seven switching states (six active states in addition to one of the two zero states, NNN, where all the three-phases are clamped to the negative terminal of the dc-link). On the other hand, the inductor is discharging (in other words the capacitor is charging) during one switching state, PPP, where the three legs are clamped to the positive terminal of the dc-link. In case of SSI, it is not possible to remove the positive zero state for the shown configuration in Fig. 4. Furthermore, as indicated in the last two columns, the odd states, PNN, NPN, and NNP have the same CMV level of $[(2\bar{u}_C - 3U_{dc})/6]$, and the even

states, PPN, NPP, and PNP have the same CMV level with a value of $[(4\bar{u}_C - 3U_{dc})/6]$. On the other hand, the zero states, NNN and PPP, have the lowest and highest CMV levels with values of $(-U_{dc}/2)$ and $[\bar{u}_C - U_{dc}/2]$, respectively, in contrast to $(-U_{dc}/2)$ and $(+U_{dc}/2)$ in case of VSI. In order to well examine the CMV issue with the SSI, different modulation schemes are investigated as follows.

1) *Sinusoidal PWM (SPWM)*: The normalized sinusoidal modulating signals indicating the inductor charging periods, illustrated in Fig. 7, during a complete fundamental cycle of




Fig. 7. Reference modulating waveforms of SPWM indicating the inductor charging periods through certain phase leg.

$0 < \omega t \leq 2\pi$ can be expressed by the following equation:

$$\begin{bmatrix} u_a^*(\omega t) \\ u_b^*(\omega t) \\ u_c^*(\omega t) \end{bmatrix} = \begin{bmatrix} m_i \sin(\omega t) \\ m_i \sin(\omega t - \frac{2\pi}{3}) \\ m_i \sin(\omega t + \frac{2\pi}{3}) \end{bmatrix}. \quad (2)$$

It is worth mentioning that the charging process is achieved with the help of lower switches through their insulated-gate bipolar transistors (IGBTs), whereas the upper antiparallel diodes are used to discharge the inductor's stored energy. Based on the implemented modulation strategy in SSI, the SSI inductor charged at a variable duty ratio. In SPWM, this variable duty ratio $D_{aL}(\omega t)$ of the boosting action phase "a" can be determined by the following equation:

$$D_{aL}(\omega t) = \frac{1}{2} [1 - m_i \sin(\omega t)] \rightarrow \left(\frac{7\pi}{6} \leq \omega t \leq \frac{11\pi}{6} \right). \quad (3)$$

As mentioned earlier, the CMV depends on the capacitor voltage. Therefore, the average capacitor voltage must be considered. This capacitor voltage depends mainly on the duty ratio, which is time varying over the fundamental period. The average capacitor voltage, \bar{u}_C , can be calculated from

$$\bar{u}_C = \frac{4\pi U_{dc}}{2\pi - 3\sqrt{3}m_i}. \quad (4)$$

According to [13], an average duty ratio of $[0.5 + 3\sqrt{3}m_i/4\pi]$ used for inductor charging, where the duty ratio is defined with a maximum value of $[0.5 + 0.5m_i]$ at $\omega t = 3\pi/2$ and a minimum value of $[0.5 + 0.25m_i]$ at $\omega t = 7\pi/6$ and $11\pi/6$. The simulated CMV of the SSI employed with traditional SPWM is shown in Fig. 8. This figure also introduces the inductor, capacitor voltages related to the CMV. From this figure, it can be seen that the pk-pk CMV has a value of \bar{u}_C . The difference




Fig. 8. Relationship between SSI CMV and voltages of the inductor and capacitor with $U_{dc} = 100$ V, $L_{SSI} = 5$ mH, $C_{SSI} = 168$ μ F, and $\bar{D} = 0.7812$.

between the average capacitor voltage and the upper limit of the CMV is $U_{dc}/2$, since the CMV in these simulation results is considered between the phase-legs midpoint and a reference point (O), as shown in Fig. 4. Furthermore, from the enlarged version, it is worth noting that the CMV has four different levels in accordance to the CMV level column in Table II that comprises six transitions in each switching cycle, which also contributes to the CM noise behavior.

2) *Third-Harmonic Injection PWM (THIPWM)*: A considerable limitation with the SPWM is the limited feasible peak of the fundamental output voltage compared to the available dc-bus voltage. Moreover, based on the carrier-based implementation of the continuous PWM schemes, the zero states distribution can be controlled through the addition of the third harmonic component to the reference modulating signals. The modulating signals of the classical third-harmonic injection PWM (THIPWM) scheme are illustrated in Fig. 9(a), where the THIPWM scheme features higher modulation index of $1.15 = (2/\sqrt{3})$ compared to unity in SPWM scheme with 15% increase in the dc-link utilization. The THIPWM reference signal of phase "a" ($u_a^*(\omega t)$) is given by the following equation:

$$u_a^*(\omega t) = \frac{2m_i}{\sqrt{3}} [\sin(\omega t) + K \sin(3\omega t)] \quad (5)$$

where $K = 1/6$ that used to maximize the utilization of the dc-bus voltage and gain higher fundamental voltage. Similar to the SPWM scheme, the expressions for duty ratio of lower switch used for inductor charging and average capacitor voltage must be established, which are given in Table III.

3) *SVPWM*: One approach to produce SVPWM switching pulses is to use the digital way of implementation. Another approach is to use carrier-based equivalent modulation, where a zero-sequence signal (ZSS) component can be added to the reference modulation signals to further enhance the voltage




Fig. 9. Reference and carrier signals of different modulation schemes used for the SSI [13]. The frequency modulation ratio $m_f = 10$ which is very low compared to the actual carrier frequency for illustration. (a) THIPWM. (b) BTHIPWM. (c) MSVPWM.

TABLE III
SUMMARY OF THE SSI RELATIONSHIPS UNDER DIFFERENT MODULATION SCHEMES USED IN THE ANALYSIS

Parameter		Modulation schemes		
		THIPWM	BTHIPWM	SVPWM
$D_a(\omega t)$	Value	$\frac{1}{2} - \frac{m_i}{\sqrt{3}} \left(\sin(\omega t) + \frac{\sin(3\omega t)}{6} \right)$	$\frac{m_i}{2} - \frac{m_i}{\sqrt{3}} \left(\sin(\omega t) + \frac{\sin(3\omega t)}{6} \right)$	$\frac{1}{2} - \frac{m_i}{2} \sin\left(\omega t + \frac{\pi}{6}\right)$
	Range	during ($7\pi/6 \leq \omega t < 11\pi/6$)	during ($7\pi/6 \leq \omega t < 11\pi/6$)	during ($7\pi/6 \leq \omega t < 3\pi/2$)
\bar{D}		$\frac{1}{2} + \frac{3m_i}{2\pi}$	$\left(\frac{1}{2} + \frac{3}{2\pi}\right)m_i$	$\frac{1}{2} + \frac{3m_i}{2\pi}$
\bar{u}_c		$\frac{2\pi U_{dc}}{\pi - 3m_i}$	$\frac{2\pi U_{dc}}{2\pi - (\pi + 3)m_i}$	$\frac{2\pi U_{dc}}{\pi - 3m_i}$

linearity range of the SPWM scheme [24]. This ZSS also has a substantial impact on the switching loss of the converter [25], where its value is produced by the following [26]:

$$u_{zss}(\omega t) = \frac{1}{2} [(1 - u_{\max}^*) - (1 + u_{\min}^*)] \quad (6)$$

where u_{\min}^* and u_{\max}^* represent the minimum and maximum instantaneous reference waveforms given by the following:

$$\begin{cases} u_{\min}^* = \min(u_a, u_b, u_c) \\ u_{\max}^* = \max(u_a, u_b, u_c) \end{cases} \quad (7)$$

The ZSS injected to the reference modulating signals to obtain the SVPWM modulating signals is in the form of

$$u_{zss}(\omega t) = \begin{cases} -\frac{m_i}{\sqrt{3}} \sin\left(\omega t - \frac{\pi}{3}\right) \rightarrow \begin{cases} \left(\frac{\pi}{6} \leq \omega t \leq \frac{\pi}{2}\right) \\ \left(\frac{7\pi}{6} \leq \omega t \leq \frac{3\pi}{2}\right) \end{cases} \\ -\frac{m_i}{\sqrt{3}} \sin\left(\omega t + \frac{\pi}{3}\right) \rightarrow \begin{cases} \left(\frac{\pi}{2} \leq \omega t \leq \frac{5\pi}{6}\right) \\ \left(\frac{3\pi}{2} \leq \omega t \leq \frac{11\pi}{6}\right) \end{cases} \\ \frac{m_i}{\sqrt{3}} \sin(\omega t) \rightarrow \begin{cases} \left(\frac{5\pi}{6} \leq \omega t \leq \frac{7\pi}{6}\right) \\ \left(\frac{11\pi}{6} \leq \omega t \leq \frac{13\pi}{6}\right) \end{cases} \end{cases} \quad (8)$$

Similar to the other modulation schemes, an expression for the average capacitor voltage must be defined which are also provided in Table III.

4) *Biased THIPWM (BTHIPWM)*: Due to the increased voltage stresses using the prior modulation schemes, the biased THIPWM (BTHIPWM) is proposed in [13] as a manipulation of

the conventional THIPWM to reduce the voltage stresses. The modulating signals of the BTHIPWM are illustrated in Fig. 9(b), where modulating signal of phase ‘‘a’’ is given by the following:

$$u_a^*(\omega t) = \frac{2m_i}{\sqrt{3}} \left[\sin(\omega t) + \frac{1}{6} \sin(3\omega t) + \frac{\sqrt{3}}{2m_i} - \frac{\sqrt{3}}{2} \right] \quad (9)$$

The expressions for the duty ratio and the resultant capacitor voltage due to the application of the BTHIPWM scheme are further given in Table III.

5) *Modified SVPWM (MSVPWM)*: The modified SVPWM (MSVPWM) has been proposed in [13] as a strategy for the reduction of low-frequency component either in the inverter voltage or the inductor current. Such reduction can be achieved by fixing the duty ratio instead of being variable as in the aforementioned modulation schemes. The approach is based on the zero state periods redistribution without affecting the active state times. It is noteworthy that the inductor discharging period is settled at the minimum zero state time, as illustrated in Fig. 9(c) by the lower virtual envelop. Therefore, a fixed duty cycle of m_i is obtained. In this case, the capacitor voltage can be determined from the following:

$$\bar{u}_C = \frac{U_{dc}}{1 - m_i} \quad (10)$$

III. PROPOSED DISCONTINUOUS SVPWM (DSVPWM) FOR CMV REDUCTION IN THE SSI

An alternative approach, widely used in VSI, to control the zero states distribution is the utilization of the DSVPWM




Fig. 10. Discontinuous SVPWM (DSVPWM) schemes.

schemes. Recently, these strategies have gained higher attention due to the reduced switching loss [27], [28], compared to the traditional SVPWM. The average switching frequency of these discontinuous schemes is only two-third of the switching frequency. A comprehensive review of different PWM techniques including DSVPWM is discussed in [25]. Most common DSVPWM schemes, used in various applications such as electric motor drives, are DPWM0, DPWM1, DPWM2, DPWM3, DPWMMAX, and DPWMMIN [24], [28] as shown in Fig. 10. In the DPWM1, each phase-leg is connected to the negative or the positive dc-link terminals alternately within the middle 60° interval in each half of its fundamental cycle. Where DPWM0 and DPWM2 have phase-shift of -30° , and $+30^\circ$, respectively, with respect to DPWM1. Meanwhile, every phase-leg is locked to the positive or negative dc-link terminals for 30° interval every quarter cycle in the DPWM3 scheme. Alternatively, within the positive half cycles of the DPWMMAX, each phase-leg is connected to the positive dc-link for 120° of the fundamental cycle. Besides, each phase-leg is connected to the negative dc-link for one-third period of the fundamental cycle during the negative half cycles under the DPWMMIN. It is worth to mention that the DPWMMAX and DPWMMIN methods have nonuniform thermal stress distribution on the semiconductor switching devices, where, in DPWMMAX, the upper switching devices could experience further conduction losses than the lower ones. However, under each of the DPWMMAX and the DPWMMIN schemes, one of the two zero states is eliminated during the entire fundamental period, which results in a reduced CMV shape in case of VSI. Moreover, in case of the SSI topology, it is worth to mention that only one zero state can be eliminated; which is the state of NNN [shown in Fig. 6(a)] to keep the discharging/charging process of the dc-side.

In this article, the DPWMMAX modulation technique is employed with the SSI for the CMV mitigation by eliminating one of the two zero switching states. A novelty behind selecting the modulation technique proposed in this article is that it has

a reverse envelope shape (i.e., inverted configuration) of the MSVPWM introduced in [13], as illustrated in Fig. 11. Such MSVPWM technique can be considered as a manipulation of the DPWMMIN, shown in Fig. 10, which cannot be applied to the SSI in its original form due to the absence of the “PPP” zero state that is necessary for inductor discharging. Furthermore, the proposed modulation scheme has an aspect of variable duty cycle, which does not exist in [13]. This is obviously illustrated in Fig. 11. The modulating sinusoidal signals, in a three-phase symmetrical system considering the extended voltage range of the modulation index, can be defined as follows:

$$\begin{bmatrix} u_a(\omega t) \\ u_b(\omega t) \\ u_c(\omega t) \end{bmatrix} = \begin{cases} \frac{2m_i}{\sqrt{3}} \sin(\omega t) \\ \frac{2m_i}{\sqrt{3}} \sin(\omega t - \frac{2\pi}{3}) \\ \frac{2m_i}{\sqrt{3}} \sin(\omega t + \frac{2\pi}{3}) \end{cases} \quad (11)$$

Referring to Fig. 11, by assuming each phase leg is continuously clamped to the positive dc rail for one-third of the fundamental period, the normalized reference modulating signals of the proposed DPWMMAX can be expressed by the following:

$$u_a^*(\omega t) = \begin{cases} 1 \rightarrow (\frac{\pi}{6} \leq \omega t \leq \frac{5\pi}{6}) \\ 1 + 2m_i \cos(\omega t - \frac{\pi}{3}) \rightarrow (\frac{5\pi}{6} \leq \omega t \leq \frac{3\pi}{2}) \\ 1 - 2m_i \cos(\omega t + \frac{\pi}{3}) \rightarrow (\frac{3\pi}{2} \leq \omega t \leq \frac{13\pi}{6}) \end{cases} \quad (12)$$

$$u_b^*(\omega t) = \begin{cases} 1 - 2m_i \cos(\omega t - \frac{\pi}{3}) \rightarrow (\frac{\pi}{6} \leq \omega t \leq \frac{5\pi}{6}) \\ 1 \rightarrow (\frac{5\pi}{6} \leq \omega t \leq \frac{3\pi}{2}) \\ 1 - 2m_i \cos(\omega t) \rightarrow (\frac{3\pi}{2} \leq \omega t \leq \frac{13\pi}{6}) \end{cases} \quad (13)$$

$$u_c^*(\omega t) = \begin{cases} 1 + 2m_i \cos(\omega t + \frac{\pi}{3}) \rightarrow (\frac{\pi}{6} \leq \omega t \leq \frac{5\pi}{6}) \\ 1 + 2m_i \cos(\omega t) \rightarrow (\frac{5\pi}{6} \leq \omega t \leq \frac{3\pi}{2}) \\ 1 \rightarrow (\frac{3\pi}{2} \leq \omega t \leq \frac{13\pi}{6}) \end{cases} \quad (14)$$

The clamped effect is realized by the addition of a ZSS component, which produces no intersection between the clamped phase leg and the high-frequency carrier. This prevents the three phases from being connected to the negative dc rail simultaneously, hence the NNN zero state is eliminated. In this case, the ZSS component is given by the following:

$$\begin{aligned} u_{zss}(\omega t) &= \begin{cases} 1 - \frac{2m_i}{\sqrt{3}} \sin(\omega t) & (\frac{\pi}{6} \leq \omega t \leq \frac{5\pi}{6}) \\ 1 + \frac{m_i}{\sqrt{3}} \sin(\omega t) + m_i \cos(\omega t) & (\frac{5\pi}{6} \leq \omega t \leq \frac{3\pi}{2}) \\ 1 - \frac{2m_i}{\sqrt{3}} \sin(\omega t + \frac{2\pi}{3}) & (\frac{3\pi}{2} \leq \omega t \leq \frac{13\pi}{6}) \end{cases} \end{aligned} \quad (15)$$

The duty cycles of the dc-side can be determined from the following:

$$d_{aL}^*(\omega t) = \begin{cases} -m_i \cos(\omega t - \frac{\pi}{3}) \rightarrow (\frac{7\pi}{6} \leq \omega t \leq \frac{3\pi}{2}) \\ m_i \cos(\omega t + \frac{\pi}{6}) \rightarrow (\frac{3\pi}{2} \leq \omega t \leq \frac{11\pi}{6}) \end{cases} \quad (16)$$




Fig. 11. Novelty behind selecting the proposed modulation scheme.




Fig. 12. Schematic diagram of the overall system for simulation and experimental set-up for SSI CMV evaluation.

$$d_{bL}^*(\omega t) = \begin{cases} m_i \cos(\omega t - \frac{\pi}{3}) \rightarrow (\frac{\pi}{6} \leq \omega t \leq \frac{\pi}{2}) \\ m_i \cos(\omega t), \rightarrow (\frac{11\pi}{6} \leq \omega t \leq \frac{13\pi}{6}) \end{cases} \quad (17)$$

$$d_{cL}^*(\omega t) = \begin{cases} -m_i \cos(\omega t + \frac{\pi}{3}) \rightarrow (\frac{\pi}{2} \leq \omega t \leq \frac{5\pi}{6}) \\ -m_i \cos(\omega t) \rightarrow (\frac{5\pi}{6} \leq \omega t \leq \frac{7\pi}{6}). \end{cases} \quad (18)$$

Then, the average duty cycle of the dc-side under the DPWM-MAX can be calculated from the following:

$$\bar{d}_{aL} = \frac{3m_i}{\pi} \rightarrow \begin{cases} (\frac{7\pi}{6} \leq \omega t \leq \frac{3\pi}{2}) \\ (\frac{3\pi}{2} \leq \omega t \leq \frac{11\pi}{6}) \end{cases} \quad (19)$$

where the duty ratios have minimum and maximum limits of (m_i) and ($\sqrt{3}m_i/2$). In addition to that, the average capacitor voltage can be estimated by the following:

$$\bar{u}_C = \frac{\pi U_{dc}}{\pi - 3m_i}. \quad (20)$$

The outlines of the key findings corresponding to the CMV from the SSI, and the resultant conducted noise including the proposed modulation scheme, are introduced in the next section.

IV. SIMULATION RESULTS

In order to validate the behavior of the SSI in terms of CMV mitigation and related quantities, a 1-kW system with the schematic circuit shown in Fig. 12 is designed, where the system parameters are summarized in Table IV. For quantitative analysis, a 10-nF capacitor is attached between the load frame and the ground to emulate the stray capacitance [26]. Due to the fact that real mains supplies provide a variable CM

 TABLE IV
PARAMETERS OF THE SIMULATED SYSTEM FOR CMV INVESTIGATION

Symbol	Parameters	Value
U_{dc}	DC input voltage	100 V
I_{dc}	DC input current	10 A
f_o	Fundamental frequency	50 Hz
f_s	Switching frequency	10 kHz
L_{SSI}	SSI inductance	5 mH
C_{SSI}	SSI capacitance	168 μ F
C_X	Class-X capacitance	41 μ F
C_{Y1}, C_{Y2}	Class-Y capacitance	2.2 nF
L_f	Filter inductance	2.5 mH
C_f	Filter capacitance	12 μ F
R_{load}	Load resistance	40 Ω

and differential-mode impedances based on the environmental circumstances, it is necessary to use a stable and well-defined impedance transducer for conducted noise measurement.

Therefore, the noise voltage is measured by a line impedance stabilization network (LISN), in which a repeatable measurement can be obtained in a wide range of frequencies (conducted noise range of 150 kHz–30 MHz).

A. Analysis of CMV Results

Simulation results of the SSI, shown in Fig. 13, reveal that all the investigated modulation techniques give a pk-pk value of \bar{u}_C for the CMV. The CMV deviates between $[-U_{dc}/2]$ and $[\bar{u}_C - U_{dc}/2]$ as negative and positive peaks, respectively. This is similar to the CMV limits produced by the SPWM strategy shown in Fig. 8. However, the average capacitor voltage differs from a scheme to another one depending on the average duty ratios given in Table III. Moreover, from Table III, it can be stated that the THIPWM and SVPWM schemes have the same average duty cycles of $[0.5 + (3m_i/2\pi)]$. Therefore, the same modulation index is used in the simulation for both schemes, as given in Table III, which gives the same CMV pattern as shown in Fig. 13(a) and (c) with pk-pk voltage of 463.1 and 461.7 V at an average duty ratio of 0.7881. On the other hand, CMVs for the BTHPWM and MSVPWM, illustrated in Fig. 13(b) and (d), have comparable values of 374.2 and 377.5 V at average duty ratios of 0.7371 and 0.74, respectively. The main difference, clarified in the enlarged CMV profiles shown in Fig. 14, is related to the inductor charging states that includes the first




Fig. 13. Simulated CMV of the SSI under the conventional modulation strategies, showing the voltage across the inductor (u_L) and average voltage across the dc-link capacitor (\bar{u}_C). Note that the starting of the converter is also shown. (a) THIPWM. (b) BTHIPWM. (c) SVPWM. (d) MSVPWM.




Fig. 14. Zoomed-in view of the simulated CMV of SSI under the conventional modulation schemes. (a) THIPWM. (b) BTHIPWM. (c) SVPWM. (d) MSVPWM.

three levels, according to Table II, while keeping the discharging state approximately without appreciable change. Hence, the fourth level of the CMV does not make a significant change. This is further clarified in Fig. 14(b) and (d).

A related point to consider is the number of transitions in the CMV pulse pattern in each switching cycle, which have an effect on the CMV noise spectra, from the EMI point of view, especially in the high-frequency region. From Figs. 8 and 14, it is obviously seen that all the CMV waveforms of the five modulation techniques, i.e., SPWM, THIPWM, BTHIPWM, SVPWM, and MSVPWM have six transition actions per switching cycle with four different CMV levels as described in Table II. The simulated CMV of the proposed modulation scheme is given in Fig. 15. It can be seen that the proposed modulation scheme has an average capacitor voltage of 366.6 V from (20) at $\bar{D} = 0.7325$, which is comparable to the average capacitor voltage that results from BTHIPWM and MSVPWM. However, the pk-pk CMV level of the proposed modulation strategy, shown in Fig. 15, has a value of only two-thirds of the average capacitor

voltage ($2\bar{u}_C/3 = 244.3$ V), compared to \bar{u}_C , induced from BTHIPWM or MSVPWM, at values of 374.2 and 377.5 V, respectively. In other words, the proposed modulation eliminates one of the two zero states; NNN that represents the first CMV level according to Table II, while keeping the other three levels with minimum and maximum levels of $[(2\bar{u}_C - 3U_{dc})/6]$ and $[(2\bar{u}_C - U_{dc})/2]$, respectively, as illustrated in Fig. 15(b).

B. Analysis of Total Harmonic Distortion (THD) Results

The harmonic content is an important aspect that should be considered when comparing different modulation schemes for both switched output voltage and/or current. The sideband harmonic number for each modulation scheme can be determined from the following [29]:

$$h = pm_f + q \quad (21)$$

where p and q are integers. This harmonic index is always used to characterize the harmonic content in the output voltage or




Fig. 15. Obtained simulation results of the CMV for the SSI under the proposed modulation strategy. Note that (b) is a zoomed-in view of (a).




Fig. 16. Simulated THD content of line-to-line voltage of SSI. (a) SPWM. (b) THIPWM. (c) BTHIPWM. (d) SVPWM. (e) MSVPWM. (f) Proposed DPWMMAX.

current. The THD of the line voltage is used as a performance index of the investigated modulation techniques. The simulated fast Fourier transform (FFT) analysis from Simulink powergui of the line voltage is presented in Fig. 16. From this figure, one important point to note is that all the modulation schemes have the same fundamental voltage with different THD distribution. The THD of the line voltage for the SPWM, THIPWM, and SVPWM schemes approximately have the same values. In case of odd numbers of p , the sidebands exist only for even values of q . On the contrary, for even values of p , the sidebands exist only for odd values of q , as clearly shown in Fig. 16(a), (b), and (d). In fact, this is due to the symmetrical configuration of their modulating signals shown in Figs. 3(a) and (b), and 9(a). On the other hand, the line voltage for the BTHIPWM, MSVPWM, and DPWMMAX schemes, has a comparable THD values, yet the proposed modulation technique has the lowest THD content. In contrast to SPWM, THIPWM, and SVPWM schemes, the harmonic sidebands for BTHIPWM, MSVPWM, and DPWMMAX schemes exist for most values of q whatever value the p has, even or odd, as pointed out in Fig. 16(c), (e), and (f), respectively, but at much lower amplitudes. In other words, BTHIPWM, MSVPWM, and DPWMMAX have

a widespread harmonic signal distribution that reduce the harmonic content of the line voltages instead of concentrating the harmonic components at a specific harmonic order. This is due to the asymmetrical configuration around the time-axis of the modulation signals, as illustrated in Figs. 9(b) and (c), and 11.

C. Analysis of CM Noise Source Spectra

A reduced EMI noise can be obtained through manipulation of the noise source voltage using modification either in the topology [30] or in the modulation scheme [19], which is one of the aims of this research, or by using extra CM chokes. In this section, the effect of the achieved CMV reduction on the CM noise spectra produced by the SSI is studied. The SVPWM scheme is considered as a reference one for comparison between modulation schemes, where Hou *et al.* in [18] proved that SVPWM scheme has the worst case in terms of the CM noise due to the null vector states utilization. Fig. 17 shows a simulated comparative analysis of the noise source spectra for the investigated modulation schemes. The frequency range is limited to 1 MHz due to the insufficient number of points obtained from simulation results for performing the FFT algorithm. From this figure, it is




Fig. 17. Simulated results of CM noise source spectra for the SSI under different modulation strategies. (a) SVPWM versus SPWM. (b) SVPWM versus THIPWM. (c) SVPWM versus BTHIPWM. (d) SVPWM versus MSVPWM. (e) SVPWM versus DPWMMAX.

worth noting that noise source spectra of the SPWM, THIPWM, and SVPWM have the same characteristics, as described in Fig. 17(a) and (b). On the other hand, the peak magnitudes of the noise source spectra of BTHIPWM and MSVPWM schemes decreased by about 4.5 dB and 4.2 dB μV , respectively, at the switching frequency of 10 kHz compared with that of SVPWM, as illustrated in Fig. 17(c) and (d), respectively. On the other hand, the application of the proposed modulation scheme not only achieves some reduction in the peaks of the CM noise source spectra in the low-frequency range, but also achieves some peaks' attenuation at higher frequencies. For instance, at the switching frequency of 10 kHz, an approximate reduction of 5.1 dB μV is achieved, shown in Fig. 17(e), which is higher than the reduction attained by BTHIPWM and MSVPWM strategies. It is supposed that this reduction in the peak value at the switching frequency is due to the reduction achieved in the rms value of the CMV. In particular, for the system parameters given in Table IV, it has been found that the SPWM, THIPWM, and SVPWM schemes have CMV rms values of 243.19, 244.88, and 244.29 V, respectively, which seems to be comparable. On the other hand, modulation techniques of BTHIPWM, MSVPWM, and DPWMMAX have CMV rms values of 210.04, 210.98, and 206.92 V, respectively, which are also comparable. So far, the proposed one has the lowest CMV rms value. Moreover, by comparing both groups of CMV rms values, it can be seen that a much reduction in the CMV rms values can be achieved by using the BTHIPWM, MSVPWM, and DPWMMAX control schemes.

D. Analysis of CM Current (CMC) Results

Reducing the CMV magnitude and number of transitions per-switching cycle are the key factors for the CM

current (CMC) reduction. In this framework, the simulated CMC (i_g) values, measured as indicated in Fig. 12 with blue color, for the different modulation schemes are plotted in Fig. 18. Out of all the modulation schemes, THIPWM and SVPWM schemes experience the same (highest) CMC values. This similarity is contributed to the duty ratios, which have the same expressions and values as given in Table III. For the SPWM and BTHIPWM, comparable CMC values are induced. Finally, the proposed modulation scheme has by far the lowest CMC behavior due to the lower number of transition actions.

V. EXPERIMENTAL VALIDATION

A typical CM conducted emission test setup is described in Fig. 19. The system components and measurement are based on the complete equivalent system shown in Fig. 12. A programmable ac/dc power supply (KP3000S) with 3 kVA rating is used as a power supply. This power supply is connected to the device under test (DUT) through a commercially available LISN (ESH2-Z5) manufactured by Rohde & Schwarz. An EMI test receiver of (ESCI 1166.5950.03) is attached to the LISN that is used for measuring accurate frequency spectrum from the diverted noise. A postprocessing computer-based procedures are carried out to obtain the resultant noise spectrum. A separation distance of 40 cm is necessary between the bottom of the DUT and the ground reference plain (GRP), with at least 80-cm clearance from all other conducting surfaces. The GRP of the test setup is connected to the LISN's ground terminal.

The experimental platform of the presented study, used for performing CMV reduction verification and CM conducted noise emissions measurements, is depicted in Fig. 20. The SSI power circuit comprises the conventional B6-bridge with inductor/capacitor set (L_{SSI} and C_{SSI}) and additional three diodes




Fig. 18. Simulated CMC at different modulation strategies for the same power rating.




Fig. 19. Typical CM conducted noise emission test setup.

in the input side of the three-phase inverter. The conventional B6-bridge consists of three-pairs of complementary SiC semiconductor power MOSFET (C3M0065090D) from Wolfspeed (A CREE company) with voltage and current ratings of 900 V and 36 A, respectively. The inductor and capacitor values are 5 mH (LC32AM-2.5M28A) and 168 μ F, respectively. A high-performance fast recovery diode with low loss (DHG30I600HA from IXYS) is used for the extra diode. It has a maximum repetitive reverse voltage of 600 V and average forward current of 30 A. The three-phase load consists of a set of power resistances with an average value of 40 Ω per phase and LC filter with 2.5 mH and 12 μ F, respectively. The experimental results have been recorded using a digital phosphor oscilloscope (DPO7104C-G3) from Tektronix. For gate driver, IR2110 driver chip, from International Rectifier, is used as high side and low side MOSFET driver circuitry. It has a floating circuit to handle a bootstrap operation, which is cost effective in driving two switches (i.e., upper and lower) with only one driver chip. The gate voltage is controllable from a digital signal processor (DSP) output pins, which is normally referenced to ground. The real-time modulation techniques are realized through programming a TMS320F28069 DSP from Texas Instruments. This control card features a high-efficiency 32-Bit CPU and single-precision floating-point operations. The implementation of the conducted




Fig. 20. Experimental platform for complete system.




Fig. 21. Experimental validation of the conducted modulation techniques in terms of gating signals and their expected CMV waveform (5 V/div for the vertical axis). (a) SPWM, SVPWM, and THIPWM. (b) BTHIPWM. (c) MSVPWM. (d) DPWMMAX.

modulation schemes is done through Code Composer Studio programming.

In this article, six modulations schemes were studied, programmed, analyzed, and experimentally investigated. Fig. 21 illustrates the experimental validation of the conducted schemes

developed here, its implementation to the SSI provided several attractive merits compared to counterparts which are as follows.

- 1) The achieved reduction in the dc-link voltage applied to the dc-link capacitors when using the BTHIPWM and MSVPWM schemes compared to other modulation schemes is also attained using the proposed DPWMMAX scheme. Accordingly, the dc-link ripple current can be reduced, which means less loss and lower operating temperature. Hence, the dc-link capacitor's life expectancy can be extended.
- 2) Reducing the voltage stress on the semiconductor switching devices due to the reduction achieved in the dc-link voltage. Though this reduction can also be obtained using the BTHIPWM and MSVPWM schemes due to the reduced dc-link voltage. However, a further reduction can be achieved using the proposed modulation scheme especially for the lower IGBTs due to the unmodulated periods.
- 3) Reducing around one-third of the switching power loss in the semiconductor switching devices due to the one-third unmodulated (nonswitching) periods of the switching devices.
- 4) Reducing the instantaneous pk-pk CMV with approximately 33.33% (due to the elimination of one-zero state vector), compared to that obtained using BTHIPWM and MSVPWM schemes.
- 5) Reducing the switching transitions to four transition actions within one switching cycle using the proposed DPWMMAX scheme, compared to six transition actions using counterparts. Therefore, further attenuation in the CM noise spectra is achieved.
- 6) Reducing the leakage CMC that flows through the stray capacitance existing between the load frame and GRP.

REFERENCES

- [1] S. Karugaba, A. Muetze, and O. Ojo, "On the common-mode voltage in multilevel multiphase single- and double-ended diode-clamped voltage-source inverter systems," *IEEE Trans. Ind. Appl.*, vol. 48, no. 6, pp. 2079–2091, Nov./Dec. 2012.
- [2] S. Payami, R. K. Behera, A. Iqbal, and R. Al-Ammari, "Common-mode voltage and vibration mitigation of a five-phase three-level NPC inverter-fed induction motor drive system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 3, no. 2, pp. 349–361, Jun. 2015.
- [3] H. Akagi and T. Shimizu, "Attenuation of conducted EMI emissions from an inverter-driven motor," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 282–290, Jan. 2008.
- [4] S. Essakiappan, P. Enjeti, R. S. Balog, and S. Ahmed, "Analysis and mitigation of common mode voltages in photovoltaic power systems," in *Proc. 3rd IEEE Energy Convers. Congr. Expo.*, Sep. 2011, pp. 28–35.
- [5] J. M. Erdman, R. J. Kerkman, D. W. Schlegel, and G. L. Skibinski, "Effect of PWM inverters on AC motor bearing currents and shaft voltages," *IEEE Trans. Ind. Appl.*, vol. 32, no. 2, pp. 250–259, Mar./Apr. 1996.
- [6] O. Lopez *et al.*, "Eliminating ground current in a transformerless photovoltaic application," *IEEE Trans. Energy Convers.*, vol. 25, no. 1, pp. 140–147, Mar. 2010.
- [7] M. C. Cavalcanti, K. C. De Oliveira, A. M. De Farias, F. A. Neves, G. M. Azevedo, and F. C. Camboim, "Modulation techniques to eliminate leakage currents in transformerless three-phase photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1360–1368, Apr. 2010.
- [8] M. Jang, M. Ciobotaru, and V. G. Agelidis, "A single-phase grid-connected fuel cell system based on a boost-inverter," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 279–288, Jan. 2013.
- [9] S. S. Lee and Y. E. Heng, "Improved single-phase split-source inverter with hybrid quasi-sinusoidal and constant PWM," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2024–2031, Mar. 2017.
- [10] A. Abdelhakim, P. Mattavelli, P. Davari, and F. Blaabjerg, "Performance evaluation of the single-phase split-source inverter using an alternative dc-ac configuration," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 363–373, Jan. 2018.
- [11] S. S. Lee, A. S. T. Tan, D. Ishak, and R. Mohd-Mokhtar, "Single-phase simplified split-source inverter (S³I) for boost DC-AC power conversion," *IEEE Trans. Ind. Electron.*, vol. 66, no. 10, pp. 7643–7652, Oct. 2019.
- [12] H. Ribeiro, A. Pinto, and B. Borges, "Single-stage DC-AC converter for photovoltaic systems," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2010, pp. 604–610.
- [13] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, "Three-phase split-source inverter (SSI): Analysis and modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7451–7461, 2016.
- [14] A. Abdelhakim and P. Mattavelli, "Analysis of the three-level diode-clamped split-source inverter," in *Proc. 42nd IEEE Annu. Conf. Ind. Electron. Soc.*, Oct. 2016, pp. 3259–3264.
- [15] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, "Split-source inverter," in *Proc. 41st Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2015, pp. 001288–001293.
- [16] A. Abdelhakim, P. Mattavelli, and G. Spiazzi, "Three-phase three-level flying capacitors split-source inverters: Analysis and modulation," *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4571–4580, Jun. 2017.
- [17] A. Abdelhakim, P. Mattavelli, V. Boscaino, and G. Lullo, "Decoupled control scheme of grid-connected split-source inverters," *IEEE Trans. Ind. Electron.*, vol. 64, no. 8, pp. 6202–6211, Aug. 2017.
- [18] C.-C. Hou, C.-C. Shih, P.-T. Cheng, and A. M. Hava, "Common-mode voltage reduction pulsewidth modulation techniques for three-phase grid-connected converters," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1971–1979, Apr. 2013.
- [19] E. Un and A. M. Hava, "A near-state PWM method with reduced switching losses and reduced common-mode voltage for three-phase voltage source inverters," *IEEE Trans. Ind. Appl.*, vol. 45, no. 2, pp. 782–793, Mar./Apr. 2009.
- [20] X. Wu, G. Tan, Z. Ye, Y. Liu, and S. Xu, "Optimized common-mode voltage reduction PWM for three-phase voltage-source inverters," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2959–2969, Apr. 2016.
- [21] A. M. Hava and E. Ün, "Performance analysis of reduced common-mode voltage PWM methods and comparison with standard PWM methods for three-phase voltage-source inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 241–252, Jan. 2009.
- [22] E. Un and A. M. Hava, "Performance analysis and comparison of reduced common mode voltage PWM and standard PWM techniques for three-phase voltage source inverters," in *Proc. 21st IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2006.
- [23] J.-H. Baik, S.-W. Yun, D.-S. Kim, C.-K. Kwon, and J.-Y. Yoo, "EMI noise reduction with new active zero state PWM for integrated dynamic brake systems," *J. Power Electron.*, vol. 18, no. 3, pp. 923–930, May 2018.
- [24] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49–61, Jan. 1999.
- [25] D. Zhao, V. P. K. Hari, G. Narayanan, and R. Ayyanar, "Space-vector-based hybrid pulsewidth modulation techniques for reduced harmonic distortion and switching loss," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 760–774, Mar. 2010.
- [26] Z. Shen, D. Jiang, H. Wang, R. Qu, and X. Pei, "Paralleled three-phase four-leg inverters for reduction of common mode current and common mode EMI," in *Proc. 43rd Annu. Conf. IEEE Ind. Electron. Soc.*, 2017, pp. 7028–7033.
- [27] Y. Wu, M. A. Shafi, A. M. Knight, and R. A. McMahon, "Comparison of the effects of continuous and discontinuous PWM schemes on power losses of voltage-sourced inverters for induction motor drives," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 182–191, Jan. 2011.
- [28] T. D. Nguyen, J. Hobraiche, N. Patin, G. Friedrich, and J.-P. Vilain, "A direct digital technique implementation of general discontinuous pulse width modulation strategy," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4445–4454, Sep. 2011.
- [29] A. W. Leedy and R. Nelms, "Harmonic analysis of a space vector PWM inverter using the method of multiple pulses," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jul. 2006, pp. 1182–1187.
- [30] D. Han, C. T. Morris, and B. Sarlioglu, "Common-mode voltage cancellation in PWM motor drives with balanced inverter topology," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2683–2688, Apr. 2017.



M. S. Hassan (Student Member, IEEE) was born in Minia, Egypt, in 1988. He received the B.Sc. and M.Sc. degrees in electrical engineering from Minia University, Minia, in 2010 and 2016, respectively. He is currently working toward the Ph.D. degree in power electronics with Kyushu University, Fukuoka, Japan.

He has been a member of the Faculty of Engineering, Minia University, since 2011. He has also worked as a Technical Engineer at an accredited laboratory for Electric Power Systems according to ISO/IEC

17025:2005 standard by the Egyptian Accreditation Council. His research interests include high-frequency dc/ac pulsewidth modulated inverters for renewable energy sources and electromagnetic interference/compatibility. In 2017, he was awarded a Full Ph.D. scholarship from the joint partnership on education: Egypt-Japan Education Partnership (EJEP) funded from Egyptian Government in Egypt in cooperation with Japan International Cooperation Agency in Japan. Moreover, he received several travel grants from different foundations such as Power Sources Manufacturers Association (PSMA), USA; Telecommunications Advancement Foundation and Kyudai Foundation, Japan, to support attending international conferences.

Mr. Hassan received the Annual Best Master's Thesis from Minia University in 2016.



Ahmed Abdelhakim (Senior Member, IEEE) was born in Egypt on April 1, 1990. He received the B.Sc. (hons.) and M.Sc. (hons.) degrees in electrical engineering from Alexandria University, Alexandria, Egypt, in 2011 and 2013, respectively, and the Ph.D. degree from the University of Padova, Vicenza, Italy, in 2018.

He is currently with ABB Corporate Research Center, Västerås, Sweden, as a Scientist and Project Manager. In 2017, he was with the Department of Energy Technology, Aalborg University, Aalborg, Denmark,

as a Visiting Scholar for ten months, where he was working on several research activities. In January 2015, he joined the University of Padova as a Research Fellow, where he was working on several research activities for eight months. In 2012, he was with Spiretronics company's R&D team in Egypt. He was also a Visiting Scholar with Texas A&M university, Doha, Qatar. From 2011 to 2014, he was a Demonstrator and a Lecturer Assistant with Alexandria University, where he helped in teaching several power electronics and power systems courses for the undergraduate students. His major research interests include power electronics converters and their applications for energy storage, renewable energy systems, and robotics, energy storage integration within low- and medium-voltage systems, analysis, modeling, control, and investigation of new power converter topologies, and application of wide-bandgap semiconductor devices (GaN/SiC) for high-frequency and high-power density power converters. He has more than seven first-filed invention disclosures (patents), 11 journal papers, 23 conference papers, and two book chapters in the area of expertise.

Dr. Abdelhakim was the recipient of First Classified Excellent Ph.D. Dissertation Award from Società Italiana di Elettronica (SIE'19) among Italian universities in 2019. He is also serving as an Associate Editor with IEEE TRANSACTION ON INDUSTRIAL ELECTRONICS.



Masahito Shoyama (Senior Member, IEEE) received the B.S. degree in electrical engineering and the Dr.Eng. degree from Kyushu University, Fukuoka, Japan, in 1981 and 1986, respectively.

He joined the Department of Electronics, Kyushu University, as a Research Associate in 1986, an Associate Professor since 1990, and a Professor since 2010. Since 2009, he has been with the Faculty of Information Science and Electrical Engineering, Department of Electrical Engineering, Kyushu University. He has been active in the field of power

electronics, especially in the areas of bidirectional converters for dc/ac power systems, high-frequency switching converters for renewable energy sources, power factor correction converters, and electromagnetic compatibility.

Prof. Shoyama is a member of IEICE, IEEJ, and SICE.



Jun Imaoka (Member, IEEE) received the M.S. and Ph.D. degrees in electronic function and system engineering from Shimane University, Matsue, Japan, in 2013 and 2015, respectively.

From October 2015 to March 2018, he was with Kyushu University, Fukuoka, Japan, as an Assistant Professor. He is currently an Assistant Professor with Nagoya University, Nagoya, Japan. His research interests include the design of integrated magnetic components, modeling for high-power-density power converters, thermal management for power convert-

ers, magnetic material applications, and EMI of switching power supply.



Gamal M. Dousoky (Senior Member, IEEE) was born in Minia, Egypt, in 1977. He received the B.Sc. and M.Sc. degrees from Minia University, Minia, Egypt, in 2000 and 2004, respectively, and the Ph.D. degree from Kyushu University, Fukuoka, Japan, in 2010, all in electrical and electronic engineering.

Since 2000, he has been with the Faculty of Engineering, Department of Electrical Engineering, Minia University, and in March 2017, he was promoted to the position of an Associate Professor. For two years, he worked as a Postdoctoral Research Fellow with

Kyushu University, where he is currently a Visiting Associate Professor. He is also with Nahda University, New Beni Suef, Egypt. His research interests include power electronics, particularly renewable-energy applications, energy efficiency, switching power supplies, electromagnetic interference/compatibility, and digital control. He has authored and coauthored more than 75 publications, in international journals and conference proceedings of power electronics and industrial technologies.

Dr. Gamal was the recipient of the 2009 Excellent Student Award of the IEEE Fukuoka Section. He is a reviewer for many international journals and conferences.