

Output Impedance Modeling and High-Frequency Impedance Shaping Method for Distributed Bidirectional DC–DC Converters in DC Microgrids

Qi Zhang, *Member, IEEE*, Jiangjiang Li [✉], Rongwu Zhu [✉], *Member, IEEE*, Fujin Deng [✉], *Member, IEEE*, Xiangdong Sun, *Member, IEEE*, Shaoliang An, *Member, IEEE*, and Marco Liserre [✉], *Fellow, IEEE*

Abstract—Output impedance characteristics of interfaced converters of energy sources are the important indicators to assess the anti-interference ability of the dc microgrids. However, the output impedance is often approximately modeled by neglecting the impacts of delay units. In order to accurately study the anti-interference ability, the output impedance of an energy storage system is modeled with the consideration of the coupling characteristics of the current control gains and the delays caused by digital control and switching. The constraint mechanism of the coupling factors to impact the effective bandwidth of current loop in a load current feedforward system is also revealed. Then, an impedance shaping method is proposed to improve the anti-interference ability by optimally shaping the high-frequency output impedance, and also to improve system performances in terms of increasing the bandwidth of inner loop and the stable margin of outer loop. The simulation and experimental results both clearly validate the correctness and feasibility of the proposed impedance shaping method.

Index Terms—Bidirectional converter, current feedforward, dc microgrid (MG), output impedance optimization.

I. INTRODUCTION

IN THE recent decades, microgrid (MG) technology is a continuously hot topic due to the dramatical development of the renewable generations. The photovoltaic (PV) storage-based dc MG is a typical dc MG scenario, as shown in Fig. 1. The

Manuscript received June 8, 2019; revised September 27, 2019; accepted October 31, 2019. Date of publication November 13, 2019; date of current version March 13, 2020. This work was supported in part by the National Natural Science Foundation of China under Grant 51607142, in part by the Nature Science Basic Research Plan in Shaanxi Province of China under Grant 2017JQ5102, and in part by the Postdoctoral Workstation Research Project of Xinjiang Hope Electronic Co., Ltd. Recommended for publication by Associate Editor J. Guerrero. (*Corresponding author: Rongwu Zhu.*)

Q. Zhang and X. Sun are with the Department of Electrical Engineering, Xi'an University of Technology, Xi'an 710048, China and also with the Xinjiang Hope Electronic Co., Ltd., Urumqi 830000, China (e-mail: zhangqi@xaut.edu.cn; sxd1030@163.com).

J. Li and S. An are with the Department of Electrical Engineering, Xi'an University of Technology, Xi'an 710048, China (e-mail: lijianjiang1993@163.com; shawn_an@163.com).

R. Zhu and M. Liserre are with the Chair of Power Electronics, Christian-Albrechts-University zu Kiel, D-24143 Kiel, Germany (e-mail: rzh@tf.uni-kiel.de; ml@tf.uni-kiel.de).

F. Deng is with the School of Electrical Engineering, Southeast University, Nanjing 210096, China, and also with the Jiangsu Key Laboratory of Smart Grid Technology and Equipment, Zhenjiang 212000, China (e-mail: fdeng@seu.edu.cn).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2019.2953813




Fig. 1. Typical structure of PV-storage based dc MG.

interfaced converters of PV and storage system generally have different electrical and control parameters, leading to unexpected interaction among the converters and also resonant issues. On the other hand, the stable operation of the dc MG is challenged by the intermittent behavior of PV and the random operation of the loads. Impedance-based methods are often used to analyze such complex systems, and the criterions, e.g., Middlebrook impedance criterion [1] and its derived criterions [2], [3], provide specific index criteria to assess system stability. Based on a precise impedance model, the stable margin of the over system can be correctly shown by these criterions.

The interfaced converter in the dc MG can be roughly classified into a source-stage converter (SSC) and a load-stage converter (LSC) [4]. Dependent on the operation and control mode of renewable sources, when controlled as current sources, the output impedance will be modeled as a Norton equivalent circuit and in contrast when controlled as voltage source, the output impedance is modeled as a Thevenin equivalent circuit. In comparison, the Norton equivalent circuits cannot control the dc MG voltage directly [5], while the Thevenin equivalent circuit can establish the dc-bus voltage, reducing the complexity of the stability analysis [6].

In order to meet the requirements of plug-and-play and distributed control, the energy-storage-system (ESS) usually adopts a droop control, where the equivalent output impedance usually has a linear behavior such as a virtual resistor (VR) for the

steady-state power sharing [4]–[7]. In addition, in order to obtain different time scale of power sharing for ESS [8], the droop control has been extended from the conventional VR to proportional, derivative, and integral droops in [9]–[11], where the output impedance of each droop had been analyzed. However, the delay caused by digital control, sampling and switching is not considered in those modeling approaches, leading to that these models are only effective in low-frequency energy management analysis, but not applicable to analyze the higher frequency behavior [6], [7], [12]. Moreover, these models can not reflect the equivalent circuit structure characteristics of different controllers.

For LSCs, the tightly regulated point-of-load converters behave as a constant power load (CPL) [4], [6], [13]–[25], resulting in negative incremental impedances in the dc MG. Therefore, the operation of CPLs with a large proportional gain will degrade the system stable margin, which may cause unacceptable dc MG voltage oscillation or collapse. In order to change the CPL characteristic, the impedance shaping methods are implemented, which can improve the dc MG system stable margin and suppress the common dc-bus voltage oscillation [13]–[25]. Various virtual impedance approaches, e.g., VR [14]–[16] or virtual capacitor [11], [17], [18], are implemented inside the LSC to shape the CPLs' input impedances, but result in the harsh compromise between the system stable margin and the load performance.

To overcome aforementioned defects, various output impedance shaping techniques were developed in the SSC [19]–[24] instead of LSCs. A VR connected in series with the output of the SSC to compensate the CPLs' negative resistance was proposed in [19]–[20], and a frequency-dependent virtual impedance to shape the SSCs' output impedance in the selected frequency range was proposed in [21]. However, aforementioned methods may lead to poor regulation capability of the dc MG voltage under heavy load changes. To improve the voltage regulation capability, a frequency-dependent virtual impedance comprising of a parallel RL branch was proposed in [22]. Furthermore, the load current feed-forward scheme is often implemented, because it is an effective method to achieve better dynamic performance during load transient [12], [19], [23], [24], and the output impedance structure with load current feed-forward was presented in [24]. However, the inner current-loop controller and digital delay significantly limit the bandwidth of the impedance shaping approaches, rarely discussed so far.

The main contribution of this article includes the following three points.

- 1) A precise impedance model including the delay of SSC system is constructed. The control structure and parameters as well as distributed source characteristics are all involved in the model. This model accurately reveals the effect of controller structure and parameters on the system high frequency (HF) equivalent impedance characteristics.
- 2) By improving the inner current controller, an impedance shaping method is proposed to shape the HF characteristics of the ESS equivalent output impedance.
- 3) The proposed method also increases the current-loop bandwidth and improves the load current feedforward




Fig. 2. Traditional bidirectional dc-dc topology based ESS branch and its droop-based control scheme. (a) Traditional bidirectional dc-dc topology. (b) Droop-based control scheme.

control performance. Thereby, the system voltage loop stability margin is improved, and the value range of VR is expanded as well.

This article is organized as follows. In Section II, the equivalent output impedance of ESS is modeled and studied. In Section III, the system equivalent output impedance is reconstructed and analyzed based on the load current feedforward. In Section IV, an impedance shaping method is proposed and analyzed. Experimental results, which verify the effectiveness of the proposed method, are shown in Section V. Finally, Section VI concludes this article.

II. IMPEDANCE MODEL ANALYSIS FOR ESS BRANCH UNDER TRADITIONAL CONTROL

A. Conventional Control Structure of a Bidirectional DC-DC Converter in ESS

The detailed topology of the traditional bidirectional dc-dc converter in Fig. 1 is shown in Fig. 2(a), where ESS is connected to the common dc bus; v_{in} and v_{dc} are the ESS terminal voltage and the common dc-bus voltage, respectively; T_{bo} and T_{bu} are the power switches, which are driven in complementary mode to ensure the inductor current continuity; i_d is the load current; i_o is the output current to the dc capacitor; and i_L is the inductor current. By presenting their average values in a unit switching period as $\langle i_o \rangle$ and $\langle i_L \rangle$, the linear relationship can be expressed as

$$\langle i_o \rangle = (v_{in}/v_{dc}) \langle i_L \rangle. \quad (1)$$

VR often exhibits a proportional behavior when focus on dynamic power flow regulation, which can be placed in the voltage controller [8], [9]. And the droop control loop with a droop resistance r_d can be derived as shown in Fig. 2(b) [7], [8], where the given dc-bus voltage reference is v_{dc_ref} . Owing to i_L has better continuity, i_L is always used to replace i_o as the inner-loop control variable. The inner loop can be simplified as a first-order system with the time constant τ_c . Such control




Fig. 3. Typical control block diagram for the ESS branch. (a) s -domain control structure. (b) z -domain control structure.

structure is derived without considering the delay, leading to that the real converter equivalent impedance is different from the desired impedance.

To consider the effects of delay, the typical control structure of the ESS branch in s -domain is reconfigured as shown in Fig. 3(a). The control period is consistent with the switching period T_s , the digital control delay is $e^{-T_s s}$, and the switching delay can be equivalent as $e^{-0.5 T_s s}$ or a zero-order holder [25]. $G_{vc}(s)$ and $G_{ic}(s)$ are the voltage and current-loop controller, respectively.

Based on the s -domain model, the z -domain model of the system can be obtained as shown in Fig. 3(b). In order to increase the system operating bandwidth, the inner loop usually adopts proportional (P) control or state feedback control. When P control is used with the parameter k_{pi} , the current open-loop transfer function is obtained as

$$G_{in_op}(z) = \frac{k_{pi} \cdot T_s}{L \cdot (z^2 - z)} = \frac{\beta}{z^2 - z} \quad (2)$$

where $\beta = (k_{pi} T_s)/L$ is the standardization coefficient of the inner-loop gain. In addition, β can also characterize the inner-loop time constant τ_c , and their relationship can be expressed as (3) without considering the delay

$$\tau_c = \frac{T_s}{\beta}. \quad (3)$$

Thereby, the closed-loop transfer function of the current loop is

$$G_{in}(z) = \frac{G_{in_op}(z)}{1 + G_{in_op}(z)} = \frac{\beta}{z^2 - z + \beta}. \quad (4)$$

Based on the well-known Jury's criterion, the necessary and sufficient conditions for the stability of the current loop can be derived as (5). Based on (5), it can be derived the value range of β is (0, 1) in order to stabilize the inner loop

$$\begin{cases} \Delta_{in}(z) = z^2 - z + \beta \\ 1. \Delta_{in}(1) = \beta > 0 \\ 2. (-1)^2 \Delta_{in}(-1) = 2 + \beta > 0 \\ 3. |\beta| < 1. \end{cases} \quad (5)$$

Owing to that the droop control is implemented to match the distributed source electrical capacity, it often shows the P control characteristics as shown in Fig. 2(b), where the droop resistance




Fig. 4. Equivalent circuit model of the bidirectional converter system.

is embodied in the equivalent circuit structure. Assuming that k_{pv} is the P parameter, the voltage controller is

$$G_{vc}(z) = k_{pv} = \frac{1}{r_d}. \quad (6)$$

It shows the physical relationship between the droop resistance and the voltage-loop controller in (6).

B. Impedance Model of ESS Branch Under Traditional Control

According to Fig. 3, the system equivalent circuit model can be obtained, as shown in Fig. 4. z_L is the equivalent output impedance, which is

$$z_L(z) = r_d G_{in}^{-1}(z). \quad (7)$$

The system equivalent output impedance z_o can be expressed as (8), where z_{c_dc} is the impedance of capacitor C_{dc} . It can be seen that when the source and C_{dc} value are constant, the output impedance z_o is determined by the inner current-loop characteristic

$$z_o(z) = \frac{z_L \cdot z_{c_dc}}{z_L + z_{c_dc}}. \quad (8)$$

Fig. 5(a) shows the s -domain characteristics of z_L . It shows that the phase curve always intersects with -180° at $f_s/6$ ($f_s = 1/T_s$), and z_L exhibits negative impedance near this frequency domain. By increasing β from 0.3 to 0.5 and then to 0.8, the resistive band of z_L becomes wider, but its negative impedance characteristics are more severe. As shown in Fig. 5(a), with the increasing frequency bands, the impedance model error without considering delay effect increases, so that the negative impedance characteristics do not occur. From the analysis of (5), when β is larger than one, the current loop is unstable. In addition, the voltage closed-loop transfer function $G_{Loop}(z)$ is

$$G_{Loop}(z) = \frac{\alpha \cdot \beta \cdot z}{z^3 - 2z^2 + (1 + \beta + \alpha \cdot \beta) \cdot z - \beta} \quad (9)$$

where $\alpha = (k_{pv} T_s)/C_{dc}$ is the standardization coefficient of the outer-loop gain.

Thus, v_{dc} can be obtained from the control block diagram in Fig. 3 and the equivalent circuit in Fig. 4

$$v_{dc} = G_{Loop}(z) \cdot v_{dc_ref} + z_o(z) \cdot (-i_d). \quad (10)$$

According to the aforementioned definition, α and β are written as

$$\alpha = k_{pv} T_s / C_{dc}, \text{ and } \beta = k_{pi} T / L. \quad (11)$$




Fig. 5. Characteristics analysis of G_{in} coupled impedance under traditional control. (a) z_L characteristics ($\alpha = 0.128$, $T_s = 50 \mu\text{s}$). (b) z_o characteristics ($\alpha = 0.128$, $T_s = 50 \mu\text{s}$).

It standardizes the outer-loop gain k_{pv} and inner-loop gain k_{pi} , respectively. The larger value ranges of them indicate the larger stable margin, and the larger value of them means the better dynamic performances. However, their value ranges are limited by the system stability conditions, which can be also obtained from Jury's criterion. Accordingly, (12) shows necessary and sufficient conditions for the stable operation of $G_{loop}(z)$

$$\begin{cases} \Delta_{Loop}(z) = z^3 - 2z^2 + (1 + \beta + \alpha \cdot \beta) \cdot z - \beta \\ 1. \Delta_{Loop}(1) = \alpha \cdot \beta > 0 \\ 2. (-1)^3 \Delta_{Loop}(-1) = 4 + 2\beta + \alpha \cdot \beta > 0 \\ 3. |\beta| < 1, \text{ and } |1 - \beta^2| > |1 + \alpha \cdot \beta - \beta|. \end{cases} \quad (12)$$

From (12), it is deduced that α and β must follow the relationship shown in (13). Combining (11) and (13), (14) can be obtained, which shows the mutually restrictive relationship between k_{pi} and k_{pv} , i.e., the larger value of k_{pi} , the smaller

value range of k_{pv}

$$0 < \alpha < 1 - \beta, \text{ and } 0 < \beta < 1 \quad (13)$$

$$k_{pi} < \left(1 - k_{pv} \cdot \frac{T_s}{C_{dc}}\right) \cdot \frac{L}{T_s}. \quad (14)$$

Based on this constraint, the s -domain characteristics of z_o derived from (7) are shown in Fig. 5(b). With the increase of β , the amplitude of z_o decreases in a certain frequency range, which is beneficial to the anti-interference capability of the system to some extent, as shown in Fig. 5. However, when β is close to the critical value, the negative impedance characteristic of z_L causes the amplitude of z_o increase, and also results in z_o deviating from its capacitive characteristic near this frequency domain, thereby reducing the HF anti-disturbance capability of the system. Thus, there is also a mutual constraint relationship between the inner-loop response speed τ_c and the droop coefficient r_d by the same reason.

In [26], a critical frequency, at which the phase of the forward-path transfer function crosses -180° downward, is used to distinguish the high- and low-frequency resonance. Similar to [26], the frequency higher than the critical frequency is called as HF region in this article. Moreover, due to the limit of the control frequency, the upper limit of the higher frequency region is half of the control frequency, $f_s/2$. Based on the system control diagram, as shown in Fig. 3(b), the bode diagrams of the system open-loop transfer function with different parameters can be drawn in Fig. 6. The impacts of β and r_d on the critical frequency are shown in Fig. 6(a) and (b), respectively. With the increase of β , the critical frequency is increased as well, while r_d does not change the critical frequency. Considering the tolerances of system parameters, the minimum value of $\beta = 0.2$ is used to define the critical frequency. When $\beta = 0.2$, the critical frequency of the system is about 1 kHz. Thus, the high-frequency region is within the range from 1 kHz to $f_s/2$.

III. IMPEDANCE MODEL ANALYSIS FOR ESS BRANCH WITH LOAD CURRENT FEEDFORWARD CONTROL

A. Construction of System Impedance With Feedforward Control

In order to improve the antidisturbance performance of the system, the disturbance current feedforward control is often introduced [12], [19], [23], [24], as shown in Fig. 7(a). i_d is fed forward into the current reference through the feedforward channel transfer function G_f in order to suppress the influence of the disturbance current on the voltage. This structure can be physically equivalent as two parts, as shown by the equivalent structure model I (dotted line) in the Fig. 7(a), where i_o and i_c are fed forward to the current inner loop by G_f , respectively.

The feedforward current of i_c can be evolved into v_{dc} feedforward based on the capacitive reactance relationship between i_c and v_{dc} . In which, the feedforward loop of i_o and the inner current loop are regarded as a whole transfer function G_{inf}

$$G_{inf} = \frac{G_{in}}{1 - G_f \cdot G_{in}}. \quad (15)$$




Fig. 6. Bode diagrams of system open-loop transfer function with (a) different values of β and (b) different values of r_d .

Based on the abovementioned analysis, the control structure can be further evolved as shown in Fig. 7(c). From the evolved control structure, an equivalent impedance z_{Lf} is constructed by G_{vc} and G_{inf} , which is connected in series between the voltage source v_{dc_ref} and C_{dc} . Meanwhile, an equivalent impedance z_{cf} is constructed, which is connected in parallel with C_{dc} . Therefore, the equivalent circuit structure is derived, as shown in Fig. 7(d). In which, both z_{Lf} and z_{cf} determine the system impedance characteristics, and they can be, respectively, expressed as

$$z_{Lf} = G_{vc}^{-1} \cdot G_{inf}^{-1} \quad (16)$$

$$z_{cf} = G_{inf}^{-1} \cdot G_f^{-1} \cdot z_{c_dc} \quad (17)$$

B. Impedance Analysis for ESS Branch With Feedforward of i_d

Obviously, due to the effect of disturbance current feedforward, the system output impedance z_{of} is formed by z_{c_dc} and z_f in parallel, where z_f depends on the characteristics of the




Fig. 7. Evolution of control block diagram and equivalent circuit structure diagram under current feedforward control. (a) Control structure under disturbance current feedforward control and its equivalent model structure I. (b) System's equivalent model structure II. (c) System's equivalent model structure III. (d) Equivalent circuit model with current feedforward control.

digital controller, and z_f and z_{of} are, respectively, described as

$$z_f = z_{Lf} \parallel z_{cf} = \frac{z_{Lf} \cdot z_{cf}}{z_{Lf} + z_{cf}} = (G_{in}^{-1} - G_f) \cdot \frac{r_d \cdot z_{c_dc}}{r_d \cdot G_f + z_{c_dc}} \quad (18)$$

$$z_{of} = z_f \parallel z_{c_dc} = \frac{z_f \cdot z_{c_dc}}{z_f + z_{c_dc}} = (1 - G_f G_{in}) z_o \quad (19)$$

Combining (9) and (16)–(19), (20) can be obtained

$$\frac{(z_{c_dc} \parallel z_{cf})}{z_{Lf} + (z_{c_dc} \parallel z_{cf})} = G_{Loop} \quad (20)$$

The expressions of (9) and (20) are essentially the same, and $G_{Loop}(z)$ is the instruction tracking transfer function. Therefore, the current feedforward does not change the system forward channel closed-loop transfer function.

The s-domain shapes of z_f and z_L are compared, as shown in Fig. 8(a). When unit feedforward control, $G_f = 1$, is used, the amplitude of z_f is significantly reduced over the entire frequency range, and in particular, a strong antidisturbance capability is obtained in the low-frequency range. However, this reduction of impedance amplitude in the low-frequency range leads to the system loss of droop function. Since distributed power supplies

A. Current-Loop Characteristics With HF Shaping Method

In the proposed control, the open-loop and closed-loop transfer function of inner current loop, $G_{\text{inc_op}}(z)$ and $G_{\text{inc}}(z)$, are expressed, respectively

$$\begin{aligned} G_{\text{inc_op}}(z) &= G_{ic}(z) \cdot G_{\text{cmp}}(z) \cdot \frac{T_s}{L} \frac{1}{z(z-1)} \\ &= \frac{\beta(1+\delta)}{z^2 + (\delta-1)z - \delta} \end{aligned} \quad (23)$$

$$\begin{aligned} G_{\text{inc}}(z) &= \frac{G_{\text{inc_op}}(z)}{1 + G_{\text{inc_op}}(z)} \\ &= \frac{\beta(1+\delta)}{z^2 + (\delta-1)z + (\beta + \beta\delta - \delta)}. \end{aligned} \quad (24)$$

Jury's criterion is also used to evaluate the constraints for the stability of $G_{\text{inc}}(z)$, and the inequality group shown in the following equation is deduced:

$$\begin{cases} \Delta_{\text{inc}}(1) = z^2 + (\delta-1)z + (\beta + \beta\delta - \delta) \\ 1. \Delta_{\text{inc}}(1) = \beta(\delta+1) > 0 \\ 2. (-1)^2 \Delta_{\text{inc}}(-1) = 2(1-\delta) + \beta(1+\delta) > 0 \\ 3. |\beta(1+\delta) - \delta| < 1. \end{cases} \quad (25)$$

The following equation is derived from (25):

$$0 < \beta < 1. \quad (26)$$

Based on (23) and (24), the root locus of the proposed control is shown in Fig. 10(a). It shows the effect of the proposed transfer function, $G_{\text{cmp}}(z)$, on the inner current loop. Since the inner-loop gain $k_{pi} = \beta \cdot L/T_s$ and the starting point of the root locus is the system open-loop poles, with the increasing of β , the poles gradually move outward from the unit circle. When $G_{\text{cmp}}(z)$ is not implemented, it can be seen that the root locus of the closed-loop transfer function of current, $G_{\text{in}}(z)$, intersects the unit circle at $f_s/6$ when $\beta = 1$, which means that the allowable range of β is (0, 1), and it is consistent with the previous analysis in (5). Furthermore, the open-loop poles locate at the positive real axis when β (proportional to k_{pi}) is small, the current-loop exhibits monotonic convergence.

After the implementation of $G_{\text{cmp}}(z)$ and with the increasing of δ from 0 to 1, it can be seen that the root locus of $G_{\text{inc}}(z)$ gradually shifts to the left, and it intersects with the unit circle at $f_s/4$ when $\beta = 1$ and $\delta = 1$. It can be seen from (26) and Fig. 9(a) that the current gain margin is not enlarged, but the inner-loop bandwidth is expanded owing to that the left shift of the root locus. However, a root trajectory curve starts from negative real axis, especially when $\delta = 1$, one open-loop pole locates at $(-1, 0)$, which means that the smaller the gain, the closer the pole is to -1 . When the negative pole occurs, it is known that the current is prone to oscillate at $f_s/2$ under dynamic conditions.

In order to reduce the influence caused by such negative real-axis pole, the value of δ is provided as (27), which establishes a functional link between δ and β , and k_c is the operating




Fig. 10. Root trajectory analysis diagram with HF shaping method. (a) Root trajectory comparison analysis of inner current loop. (b) Current closed-loop poles distribution characteristics with proposed HF shaping method.

coefficient

$$\delta = \begin{cases} k_c \cdot \beta, & k_c \cdot \beta < 1 \\ 1, & k_c \cdot \beta \geq 1. \end{cases} \quad (27)$$

It unifies the characteristics of control gain and bandwidth in (27), showing that δ is determined by k_c and β . There are two objectives to select the value of δ . First, the inner-loop root locus should be shifted to the left in order to expand the bandwidth. Second, it is necessary to prevent the poles on the left-hand plane moving out the unit circle. Based on (26) and (28), the range of k_c can be obtained as [1] and [2]

$$k_c = \begin{cases} 1/\beta, & \beta \geq 0.5 \\ 2, & \beta < 0.5. \end{cases} \quad (28)$$

When $k_c = 1.25$, Fig. 10(b) shows the trajectory of the current closed-loop poles with the increasing of β . It is seen from Fig. 10(b) that the negative real-axis pole characteristics at low gain are greatly weakened, and the root locus is still near imaginary axis with the increasing of β . After $\beta \geq 0.8$, $\delta = 1$, the root locus moves along the imaginary axis, and it also intersects

with the unit circle at $f_s/4$ when $\beta = 1$. Apparently, by adjusting k_c , the tendency of the root trajectory moving to the imaginary axis can be changed. Therefore, compared with the conventional control method, the proposed method expands the control bandwidth of the current loop, but does not improve the gain margin of the current loop.

B. Voltage-Loop Characteristics With HF Shaping Method

In the proposed control, the open-loop and closed-loop transfer functions of the outer voltage loop are computed as, (29) and (30) shown at the bottom of this page.

The eigen polynomial of (30) is

$$\Delta_{\text{outc}}(z) = a_3 \cdot z^3 + a_2 \cdot z^2 + a_1 \cdot z + a_0 \quad (31)$$

where

$$\begin{cases} a_0 = \delta - \beta(1 + \delta) \\ a_1 = \beta(1 + \alpha)(1 + \delta) - 2\delta + 1 \\ a_2 = \delta - 2 \\ a_3 = 1. \end{cases} \quad (32)$$

Combing Jury's criterion with (31), the sufficient and necessary conditions for system stability is

$$\begin{cases} 1. \Delta_{\text{outc}}(1) = \beta(1 + \delta) > 0 \\ 2. (-1)^3 \Delta_{\text{outc}}(-1) = \beta(\alpha + 2)(1 + \delta) + 4(1 - \delta) > 0 \\ 3. |a_0| < |a_3|, |b_0| > |b_2| \end{cases} \quad (33)$$

where

$$b_0 = a_0 \cdot a_0 - a_3 \cdot a_3, b_1 = a_0 \cdot a_2 - a_3 \cdot a_1. \quad (34)$$

The stability conditions in (33) are sequentially derived as follows. It can be known from (27) that $1 \geq \delta \geq 0$. Based on the first inequation in (33), the following equation can be derived as follows:

$$\left. \begin{cases} 1 \geq \delta \geq 0 \\ \Delta_{\text{outc}}(1) = \beta(1 + \delta) > 0 \end{cases} \right\} \Rightarrow \beta > 0. \quad (35)$$

Similarly, from the second inequation in (33), the following equation can be derived:

$$\left. \begin{cases} (-1)^3 \Delta_{\text{outc}}(-1) > 0 \\ 1 \geq \delta \geq 0 \end{cases} \right\} \Rightarrow \beta(\alpha + 2) > 0. \quad (36)$$

From $|a_0| < |a_3|$ as shown in the third inequation in (33), the following equation can be derived:

$$\left. \begin{cases} |a_0| = |\delta - \beta(1 + \delta)| \\ |a_3| = 1 \\ |a_0| < |a_3| \end{cases} \right\} \Rightarrow 1 > \beta > 0. \quad (37)$$




Fig. 11. Root trajectory comparison analysis of outer voltage loop.

Furthermore, from (34), the following equation can be derived:

$$\begin{cases} b_0 < 0, b_2 < 0 \\ |b_0| = 1 - [\delta - \beta(1 + \delta)]^2 \\ |b_2| = 1 - \delta^2 - \beta(1 + \delta)(1 - \delta - \alpha). \end{cases} \quad (38)$$

Accordingly, $|b_0| < |b_2|$ as shown in the third inequation in (33), the following equation can be derived:

$$\left. \begin{cases} |b_0| > |b_2| \\ |b_0| = 1 - [\delta - \beta(1 + \delta)]^2 \\ |b_2| = 1 - \delta^2 - \beta(1 + \delta)(1 - \delta - \alpha) \end{cases} \right\} \Rightarrow \beta + \frac{\alpha}{1 + \delta} < 1. \quad (39)$$

Combining (35)–(37) and (39), the necessary constraints for system stability is

$$\beta + \frac{\alpha}{1 + \delta} < 1, \text{ and } 0 < \beta < 1. \quad (40)$$

By comparing (13) with (40), it can be seen that the proposed HF shaping method can increase the value range of α while it does not affect the value range of β . Therefore, the controller has significantly improved the adaptability of C_{dc} , but the adaptability of L does not change. In comparison, since L in each converter is relatively fixed when operating within the rated power, its parameters generally do not vary in a wide range and, thus, it does not have a serious impact on the system stable operation.

Under the conventional control method, when the larger inner control gain is used ($\beta = 0.8$), it is known from (13) that the allowable range of α is (0, 0.2), as shown in Fig. 11 that the root locus of the traditional method intersects with the unit circle when $\alpha = 0.2$. After the implementation of $G_{\text{cmp}}(z)$, $k_c = 1.25$,

$$G_{\text{outc_op}}(z) = G_{vc}(z) \cdot G_{\text{inc}}(z) \cdot \frac{T_s}{C_{dc}} \frac{z}{z-1} = \frac{\alpha\beta(1 + \delta)z}{z^3 + (\delta - 2)z^2 + [\beta(1 + \delta) - 2\delta + 1]z + [\delta - \beta(1 + \delta)]} \quad (29)$$

$$G_{\text{outc}}(z) = \frac{G_{\text{outc_open}}(z)}{1 + G_{\text{ioutc_open}}(z)} = \frac{\alpha\beta(1 + \delta)z}{z^3 + (\delta - 2)z^2 + [\beta(1 + \alpha)(1 + \delta) - 2\delta + 1]z + [\delta - \beta(1 + \delta)]} \quad (30)$$




Fig. 12. Frequency domain characteristics analysis of system output impedance with proposed method. (a) z_f characteristics ($\alpha = 0.128$, $T_s = 50 \mu\text{s}$). (b) z_{of} characteristics ($T_s = 50 \mu\text{s}$).

and $\beta = 0.8$, it can be obtained from (40) that the range of α is (0, 0.4), which can be also seen from Fig. 11 that the root locus of the proposed method intersects with the unit circle when $\alpha = 0.4$. Furthermore, it is seen that the system's multiple open-loop poles are distributed more to the left, and the bandwidth of the outer voltage loop is increased. Therefore, the gain range of the outer loop is improved (the value range of α is expanded as well), which shows that the system stability margin is improved under the same gain conditions, and also means that the value range of r_d has been increased.

C. System Impedance Performance With HF Shaping Method

Due to the implementation of $G_{\text{cmp}}(z)$ and current feedforward control, the system output impedance z_{ofc} is formed by z_{c_dc} and z_{fc} connected in parallel, where z_{fc} depends on the characteristics of the digital controller, and z_{fc} and z_{ofc} are, respectively, described as

$$z_{fc} = (G_{\text{inc}}^{-1} - G_f) \cdot \frac{r_d \cdot z_{c_dc}}{r_d \cdot G_f + z_{c_dc}} \quad (41)$$

$$z_{ofc} = z_{fc} \parallel z_{c_dc} = (1 - G_f G_{\text{inc}}) z_o. \quad (42)$$

Fig. 12(a) shows the improvement effect of $G_{\text{cmp}}(z)$ on the digital equivalent output impedance z_{fc} with the current




Fig. 13. Bode diagrams of the system output impedance z_{of} and z_{ofc} when (a) $\beta = 0.5$ and (b) $\beta = 0.25$.

feedforward loop. It can be seen that the frequency domain range occupied by the resistive characteristics at the HF band is increased (the crossing point at -90° has been increased from 3 to 5 kHz, approximately), and the equivalent impedance amplitude is also significantly attenuated, which makes the peak of the system's equivalent output impedance z_{of} , caused by higher loop gain, significantly attenuated as shown from Fig. 12(b). The proposed output impedance shaping solution can mainly reshape the output impedance at the HF range. Moreover, as the proposed method allows to increase the value range of r_d , as analyzed in Fig. 11, when r_d is reduced to 0.5, the impedance in medium and low frequency range can be reshaped, as shown in Fig. 12(b). Consequently, the overall equivalent output impedance of the system is reshaped.

When the inner-loop control gain is small, the frequency characteristics of the system output impedance are shown in Fig. 13. When $\beta = 0.5$, it can be seen from Fig. 13(a) that the proposed HF shaping method can still optimize the HF impedance. However, with the decrease of β , the HF amplitude peak of z_{of} is naturally damped, and the proposed method can still reshape the impedance but the contribution is not obvious, as shown in Fig. 13(b). Therefore, the effect of the proposed




Fig. 14. Experimental platform. (a) Configuration of the experimental platform. (b) Photograph of the experimental platform.

TABLE I
ELECTRICAL PARAMETERS OF EXPERIMENTAL SETUP

Parameters	Symbols	Values
Capacitance of Ultracapacitor (μF)	C_{uc}	2.8e6
Capacitance in dc link (μF)	C_{dc}	390
Terminal voltage of Ultracapacitor (V)	v_b	60
DC link voltage (V)	v_{dc}	110
Filter inductance (mH)	L	1

TABLE II
CONTROL PARAMETERS OF EXPERIMENTAL SETUP

Parameters	Symbols	Values
Droop resistance (Ω)	$r_d=1/k_{pv}$	1, 0.5
Outer-loop control gain	k_{pv}	1, 2
Equivalent outer-loop gain	$\alpha=k_{pv}T_s/C_{dc}$	0.125, 0.25
Inner-loop control gain	k_{pi}	12, 16
Equivalent inner loop gain	$\beta=k_{pi}T_s/L$	0.6, 0.8
Coefficient of $G_{cmp}(z)$	k_c	1.25
Cutoff frequency of $G_f(z)$ (Hz)	f_{cu}	20

method on system HF impedance optimization is reduced with the reduction of the inner-loop control gain.

V. EXPERIMENTAL ANALYSIS AND VERIFICATION

In order to verify the proposed method, a dc MG setup was built in laboratory, with the configuration and photograph, as shown in Fig. 14(a) and (b). The electrical and control parameters are summarized in Tables I and II, respectively. Disturbance current is generated by a self-designed, controllable current source, as shown in Fig. 14(b). In addition, a resistive load is used to perform the sudden load change to evaluate the step response capability of the system. The bidirectional




Fig. 15. Experimental results of the common dc-link voltage oscillation rejection capability with and without the disturbance current feedforward control under 100 Hz disturbance current injection. (a) Disabled and enabled dc/dc converter without feedforward control ($r_d=1, \beta=0.6$). (b) Without and with feedforward control in dc/dc converter ($r_d=1, \beta=0.6$).

converter is controlled by the DSP with 20 kHz control and switching frequency. The experimental waveforms are shown in Figs. 15–20.

A. System Performances With Traditional Control

The low frequency disturbance rejection capability in the dc MG voltage is compared in Fig. 15, where a 100 Hz disturbance current is injected to the common dc bus by the disturbance source. When the dc–dc converter in the ESS is disabled, the common dc bus has high oscillation of 35 V (31.8%) at 100 Hz, while the voltage oscillation in common dc bus is reduced to 16 V (14.5%) when the dc–dc converter is enabled due to the controller of r_d , as shown in Fig. 15(a). Moreover, the disturbance current feedforward can further reduce the common dc-bus voltage oscillation to 7 V (9%), as shown in Fig. 15(b), because the equivalent output impedance is greatly reduced by the disturbance current feedforward, as analyzed in Fig. 8(b).

B. Current Tracking Performance With HF Shaping Method

Since $\beta = k_{pi} \cdot T_s / L$, the value of L affects the value of β , and L generally has a certain error or variation range in practice. On the other hand, the larger k_{pi} can improve the current-loop bandwidth, as seen in Fig. 5(a) and Fig. 10(a). So, the variation







Fig. 16. System response waveforms when β approaches to critical value. (a) v_{dc} and i_L waveforms when the inner-loop gain step increase from $\beta = 0.6$ to $\beta = 0.8$ without the implementation of $G_{cmp}(z)$. (b) FFT analysis for i_L without $G_{cmp}(z)$ and $\beta = 0.8$. (c) System response waveforms with $G_{cmp}(z)$ and $\beta = 0.8$. (d) FFT analysis for i_L with $G_{cmp}(z)$ and $\beta = 0.8$.





Fig. 17. Disturbance rejection capability of the proposed solution at (a) 300 Hz and (b) 600 Hz disturbance.




Fig. 18. Comparison of the disturbance rejection capability at 1 kHz.

of L may affect the system stable margin due to that the margin is reduced with the increasing of β . When the proportional gain of equivalent inner current loop, β , steps increase from 0.6 to 0.8, the waveforms of v_{dc} and i_L are as shown in Fig. 16. As analyzed previously, since the system equivalent output impedance with conventional disturbance current feedforward has a peak amplitude in the HF range (near $f_s/6$) and the system stability margin is small, the current oscillation in this frequency range occurs, which is clearly shown in Fig. 16(a), and the corresponding fast fourier transform (FFT) analysis of the current in Fig. 16(b) also shows that the current harmonics are concentrated at about 3.3 kHz (near $f_s/6$).




Fig. 19. Experimental results under step response. (a) Without $G_{cmp}(z)$ ($\beta = 0.8$). (b) With $G_{cmp}(z)$, ($\beta = 0.8$).

After the implementation of HF shaping method, such HF harmonic is significantly attenuated, as shown in Fig. 16(c), and the current spectrum is also provided, as shown in Fig. 16(d). As compared to Fig. 16(b), without the proposed $G_{cmp}(z)$, the harmonic content is significantly reduced at $f_s/6$ and the main harmonic component is shifted to about 5 kHz, (near $f_s/4$), which is consistent with the theoretical analysis in Fig. 10(a).

C. HF Disturbance Response Performance of the System With HF Shaping Method

The dc-bus voltage performances on HF disturbance currents rejection are shown in Figs. 17 and 18. In this article, a controllable current source, used to disturb the dc-bus voltage, has limited bandwidth and with the increase of the frequency, the output current capability is gradually reduced. When the disturbance frequency is smaller than 300 Hz, the controllable current source has sufficient output capability, and 5 A current is generated, as shown in Fig. 17(a). When the disturbance current frequency is 600 Hz, the current amplitude is reduced to 4 A, as shown in Fig. 17(b). When the disturbance current frequency is 1 kHz, the current amplitude is further reduced to 3 A, as shown in Fig. 18.

When 300 Hz and 600 Hz disturbance currents are injected into the dc MG, the proposed solution can effectively suppress the voltage oscillation at such frequencies, as shown in Fig. 17(a) and (b), respectively.




Fig. 20. v_{dc} and i_L waveforms when r_d changes from 1 to 0.5. (a) System response waveforms with traditional control. (b) System response waveforms with HF shaping method.

When the disturbance current frequency is increased to 1 kHz, the comparison of the proposed solution and conventional disturbance current feedforward solution is shown in Fig. 18. With the conventional solution, the system almost loses the disturbance rejection capability. In contrast, the proposed solution can significantly suppress the disturbance after the implementation of $G_{cmp}(z)$, as shown in Fig. 18. Therefore, the proposed solution can expand system's antidisturbance bandwidth.

Fig. 19 shows the system performances under the step change of the resistive load. There is a significant fluctuation in the mid-high frequency band under the step change of the resistive load without $G_{cmp}(z)$, as shown in Fig. 19(a). This fluctuation is due to the increase of the equivalent output impedance amplitude and the negative impedance characteristics in such frequency range. In contrast, when $G_{cmp}(z)$ is implemented, the negative characteristics is pushed to the higher frequency range and the equivalent impedance amplitude is lower. Consequently, the system has sufficient antihigh-frequency disturbance capability, and the mid-high frequency range fluctuation in the step response is effectively suppressed, as shown in Fig. 19(b).

D. Stability Margin Improvement Performance With HF Shaping Method

Similarly, in the case of large inner-loop gain ($\beta = 0.8$), the value of VR also affects system stability, which is expressed from (13) and (35). Fig. 20 shows the system response under

100 Hz disturbance when r_d changes from 1 to 0.5, which means α changes from 0.128 to 0.256. According to Fig. 11, with the implementation of $G_{\text{cmp}}(z)$, the value range of α is theoretically expanded by about two times (from 0.2 to about 0.4), which means that allowable minimum value of r_d is changed from about 0.64 to 0.32 [$r_d = T_s/(\alpha \cdot C_{dc})$, derived from (6) and (11)]. So, the system is unstable when r_d changes from 1 to 0.5 with traditional control method, which is clearly seen in Fig. 20(a) that the system becomes unstable, the current oscillates with a large amplitude and this oscillation is coupled to the dc-bus voltage. In contrast, the proposed solution, can stabilize the system due to that $r_d = 0.5$ is still in the stable range, and the oscillation is well damped as well, as shown in Fig. 20(b).

VI. CONCLUSION

Including the delay of the digital control, sampling, and power converter, the equivalent impedance of the energy storage system under different control methods is modeled in this article. The coupling mechanism of the system controller structure, parameters, and delay links in the equivalent output impedance of the system is studied as well. In addition, the quantitative relationship between the current-loop controller parameters and the value range of virtual resistance is obtained. Accordingly, the performance of the system is improved in terms of inner current-loop bandwidth, voltage loop stability margin, and output impedance optimization, by the proposed HF shaping method implemented in the inner current loop. The proposed method can shift the root locus of the current loop to the left without any impacts on the system stability margin, the bandwidth of the current loop is expanded (the crossing frequency increases from $f_s/6$ to about $f_s/4$). Furthermore, the stability margin of the outer voltage loop is improved (the value range of r_d is almost expanded by about two times). And the system equivalent output impedance characteristics in the HF range are optimized (antidisturbance frequency ability exceeds 1 kHz). The method is convenient for digital implementation, and the parameter adaptability is enhanced because the stability margin of the system is improved. The theoretical and experimental results clearly verify the correctness and feasibility of the proposed method, and prove that it can suppress the fluctuation of the dc MG voltage in a wide-frequency range.

REFERENCES

- [1] R. Middlebrook and S. Cuk, "Input filter considerations in design and application of switching regulators," in *Proc. IEEE Ind. Appl. Annu. Meeting*, Chicago, IL, USA, Oct. 1976, pp. 94–107.
- [2] C. M. Wildrick, F. C. Lee, B. H. Cho, and B. Choi, "A method of defining the load impedance specification for a stable distributed power system," *IEEE Trans. Power Electron.*, vol. 10, no. 3, pp. 280–285, May 1995.
- [3] J. Liu, X. Feng, F. C. Lee, and D. Borojevich, "Stability margin monitoring for DC distributed power systems via perturbation approaches," *IEEE Power Electron.*, vol. 18, no. 6, pp. 1254–1261, Nov. 2003.
- [4] T. Dragičević, X. Lu, J. C. Vasquez, and J. M. Guerrero, "DC microgrids-part I: a review of control strategies and stabilization techniques," *IEEE Power Electron.*, vol. 31, no. 7, pp. 4876–4891, Jul. 2016.
- [5] N. L. Diaz, T. Dragičević, J. C. Vasquez, and J. M. Guerrero, "Intelligent distributed generation and storage units for DC microgrids- a new concept on cooperative control without communications beyond droop control," *IEEE Trans. Smart Grid*, vol. 5, no. 5, pp. 2476–2485, Sep. 2014.
- [6] A. Tahim, D. Pagano, E. Lenz, and C. Stramosk, "Modeling and stability analysis of islanded DC microgrids under droop control," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4597–4607, Aug. 2015.
- [7] C. Gavriluta, J. Candela, C. Citro, J. Rocabert, A. Luna, and P. Rodriguez, "Decentralized primary control of MTDC networks with energy storage and distributed generation," *IEEE Trans. Ind. Appl.*, vol. 50, no. 6, pp. 4122–4131, Nov./Dec. 2014.
- [8] Y. Gu, W. Li, and X. He, "Frequency-coordinating virtual impedance for autonomous power management of DC microgrid," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2328–2337, Apr. 2015.
- [9] L. Cao, K. H. Loo, and Y. M. Lai, "Systematic derivation of family of output-impedance shaping method for power converter-a case study using fuel cell-battery-powered single-phase inverter system," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5854–5869, Oct. 2015.
- [10] L. Cao, K. H. Loo, and Y. M. Lai, "Output-impedance shaping of bidirectional DAB DC–DC converter using double-proportional-integral feedback for near-ripple-free DC bus voltage regulation in renewable energy system," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1254–1261, Mar. 2016.
- [11] Q. Xu *et al.*, "A decentralized dynamic power sharing strategy for hybrid energy storage system in autonomous DC microgrid," *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5930–5941, Jul. 2017.
- [12] S. Anand and B. G. Fernandes, "Reduced-order model and stability analysis of low-voltage DC microgrid," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 5040–5049, Nov. 2013.
- [13] X. Lu, K. Sun, J. M. Guerrero, J. C. Vasquez, L. Huang, and J. Wang, "Stability enhancement based on virtual impedance for DC microgrids with constant power loads," *IEEE Trans. Smart Grid*, vol. 6, no. 6, pp. 2770–2783, Nov. 2015.
- [14] M. Ashourloo, A. Khorsandi, and H. Mokhtari, "Stabilization of DC microgrids with constant-power loads by an active damping method," in *Proc. 4th Power Electron., Drive Syst. Technol. Conf.*, Feb. 2013, pp. 471–475.
- [15] Y. A. R. I. Mohamed, A. A. A. Radwan, and T. K. Lee, "Decoupled reference-voltage-based active DC-link stabilization for PMSM drives with tight-speed regulation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 12, pp. 4523–4536, Dec. 2012.
- [16] L. Wook-Jin and S. Seung-Ki, "DC-link voltage stabilization for reduced DC-link capacitor inverter," *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 404–414, Jan./Feb. 2014.
- [17] W. Cai, B. Liu, S. Duan, and L. Jiang, "An active low-frequency ripple control method based on the virtual capacitor concept for BIPV systems," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1733–1745, Apr. 2014.
- [18] Q. Zhong and Y. Zeng, "Control of inverters via a virtual capacitor to achieve capacitive output impedance," *IEEE Trans. Power Electron.*, vol. 29, no. 10, pp. 5568–5578, Oct. 2014.
- [19] A. M. Rahimi and A. Emadi, "Active damping in DC/DC power electronic converters: A novel method to overcome the problems of constant power loads," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1428–1439, May 2009.
- [20] M. Wu and D. Lu, "A novel stabilization method of LC input filter with constant power loads without load performance compromise in DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4552–4562, Jul. 2015.
- [21] L. Gao, S. Zhang, X. Li, Y. Li, C. Wang, and Y. Fen, "Stability analysis and damping enhancement based on frequency-dependent virtual impedance for DC Microgrids," *IEEE JEST Power Electron.*, vol. 5, no. 1, pp. 338–350, Mar. 2017.
- [22] M. N. Hussain, R. Mishra, and V. Agarwal, "A frequency-dependent virtual impedance for voltage-regulating converters feeding constant power loads in a DC microgrid," *IEEE Trans. Ind. Appl.*, vol. 54, no. 6, pp. 5568–5578, Nov./Dec. 2018.
- [23] M. Hamzeh, A. Ghazanfari, Y. Abdel-Rady, I. Mohamed, and Y. Karimi, "Modeling and design of an oscillatory current-sharing control strategy in DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 62, no. 11, pp. 6647–6657, Nov. 2015.
- [24] G. Zhu, X. Ruan, L. Zhang, and X. Wang, "On the reduction of second harmonic current and improvement of dynamic response for two-stage single-phase inverter," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 1028–1041, Feb. 2015.
- [25] C. Chen, J. Xiong, Z. Wan, J. Lei, and K. Zhang, "A time delay compensation method based on area equivalence for active damping of an LCL-type converter," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 762–772, Jan. 2017.
- [26] S. G. Parker, B. P. McGrath, and D. G. Holmes, "Regions of active damping control for LCL filters," *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 424–432, Jan./Feb. 2014.



Qi Zhang (M'17) received the B.Eng. degree in electrical engineering from the Xi'an University of Architecture and Technology, Xi'an, China, in 2004, the M.Sc. degree in information and control engineering and Ph. D. degree in electrical engineering from the Xi'an University of Technology, Xi'an, China, in 2008 and 2012, respectively.

Since 2005, he has been with the Xi'an University of Technology, where he is currently an Assistant Professor with the Department of Electrical Engineering.


From 2015 to 2016, he was a Guest Researcher with Aalborg University, Aalborg, Denmark. Since 2019, he has been a Postdoctoral Researcher with Xinjiang Hope Electronic Co., Ltd., Urumqi, China. His research interests include modeling and control of power converters, bidirectional converters, and grid converters for renewable energy systems.



Xiangdong Sun (M'13) was born in Shenyang, China, in 1971. He received the Ph.D. degree in electrical engineering from the Xi'an University of Technology, Xi'an, China, in 2003.

He did the Postdoctoral Research in Tokyo Polytechnic University supported by the government scholarship of Japan during 2006–2008. He is a Professor with the Department of Electrical Engineering, Xi'an University of Technology. Since 2017, he was also a Research Leader with Xinjiang Hope Electronic Co., Ltd., Urumqi, China. His research interests

include motor control, power electronics, and renewable energy system.



Jiangjiang Li was born in Shaanxi Province, China, in 1993. He received the B.Eng. and M.Sc. degrees in electrical engineering from the Xi'an University of Technology, Xi'an, China, in 2016 and 2019, respectively.


He is currently an Engineer with Vertiv Co., Ltd. His main research interests include distributed energy storage control in dc microgrid and control methods for uninterruptible power supply.



Shaoliang An (M'13) received the B.S. degree in electrical engineering from the Xi'an University of Technology, Xi'an, China, in 2005, the M.S. and Ph. D. degrees in electrical engineering from the Xi'an University of Technology, Xi'an, China, in 2010 and 2014, respectively.

Since 2005, he has been with Xi'an University of Technology, where he is currently an Associate Professor with the Department of Electrical Engineering. From 2017 to 2019, he was a Postdoctoral Researcher with CPES of Virginia Tech University, USA. His

research interests include HF power conversion, distributed power systems, modeling and control of power converters, and renewable energy systems.



Rongwu Zhu (S'12–M'15) received the B.Eng. degree in electrical engineering from Nanjing Normal University, Nanjing, China, in 2007, and the Ph.D. degree in energy technology from Aalborg University, Aalborg, Denmark, in 2015.

From 2007 to 2011, he was a Master and Ph.D. Student with the China University of Mining and Technology, respectively. From 2011 to 2012, he was a Guest Researcher with Aalborg University. He is currently a Senior Researcher with Chair of power electronics, at Christian-Albrechts-University

zu Kiel, Kiel, Germany. He has authored and coauthored more than 80 technical papers (more than 30 of them in international peer-reviewed journals). His research interests include renewable power generation, operation and control of electric grid with high penetration of renewables, reliability and resilience improvement of power electronics dominated grid.



Marco Liserre (S'00–M'02–SM'07–F'13) received the M.Sc. and Ph.D. degrees in electrical engineering from the Bari Polytechnic, Bari, Italy, respectively, in 1998 and 2002.

He was an Associate Professor with Bari Polytechnic and since 2012 a Professor in Reliable Power Electronics with Aalborg University, Denmark. Since 2013, he has been a Full Professor and holds the Chair of Power Electronics with Kiel University, Germany. He has authored and coauthored 400 technical papers (more than 1/3 of them in international peer-reviewed

journals) and a book. These works have received more than 28000 citations.

Prof. Liserre is listed in ISI Thomson report "The world's most influential scientific minds" from 2014. He has been awarded with an ERC Consolidator Grant for the project "The Highly Efficient and Reliable smart Transformer (HEART), a new Heart for the Electric Distribution System." He is member of IAS, PELS, PES, and IES. He is serving all these societies in different capacities. He has received the IES 2009 Early Career Award, the IES 2011 Anthony J. Hornfeck Service Award, the 2014 Dr. Bimal Bose Energy Systems Award, the 2011 Industrial Electronics Magazine Best Paper Award and the Third Prize Paper Award by the Industrial Power Converter Committee at ECCE 2012, 2012, 2017 IEEE PELS Sustainable Energy Systems Technical Achievement Award, and the 2018 IEEE-IES Mittelmann Achievement Award.



Fujin Deng (S'10–M'13) received the B.Eng. degree in electrical engineering from the China University of Mining and Technology, Jiangsu, China, in 2005, the M.Sc. degree in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 2008, and the Ph.D. degree in energy technology from the Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2012.

In 2017, he joined the Southeast University, Nanjing, China, as a Professor with the School of Electrical Engineering. From 2013 to 2015 and from 2015 to 2017, he was a Postdoctoral Researcher and an Assistant Professor, respectively, with the Department of Energy Technology, Aalborg University, Aalborg, Denmark. His main research interests include wind power generation, multilevel converters, high-voltage direct-current technology, dc grid and offshore wind farm-power systems dynamics.