

Analysis and Improvement of Capacitance Effects in 360–800 Hz Variable On-Time Controlled CRM Boost PFC Converters

Xiaoyong Ren¹, Member, IEEE, Yuting Zhou¹, Zhehui Guo¹, Student Member, IEEE, Yu Wu¹, Student Member, IEEE, Zhiliang Zhang¹, Senior Member, IEEE, and Qianhong Chen¹, Member, IEEE

Abstract—In critical conduction mode (CRM) boost power factor correction (PFC) converters, the input filter capacitor (IFC) is used to limit the propagation of switching noise into the ac line and the inherently existing parasitic capacitance of power semiconductor devices resonates with the boost inductor to achieve soft switching, which is voltage dependent and nonlinear. However, IFC leads to the crossover distortion of the rectified input voltage and thus the zero-crossing distortion of input current, which is ignored at the utility line frequency (50–60 Hz) since the effect of IFC is relatively small in this case. However, for wide variable frequency (360–800 Hz) power system, the effect of IFC becomes severe and unnegligible, which causes the deterioration of input current total harmonics distortion (THD). Besides, the nonlinearity of the parasitic capacitance is ignored and an equivalent constant linear capacitance is used in existing variable on-time (VOT) controls, which will cause the inaccuracy of VOT control, and thus, exacerbates the input current distortion. In order to improve the input current THD at high line frequency, this article proposes the IFC compensation method to minimize the effect of IFC and a variable parameter control is also achieved to suppress the effect of nonlinear parasitic capacitance. The experimental results of an 115-Vac-input 160-W/270-Vdc-output CRM boost PFC prototype are presented to verify the effectiveness and advantages of the proposed VOT methods. With the proposed methods, the input current THD is only 2.04% at 360 Hz input with full load and 3.14% at 800 Hz input with full load.

Index Terms—Critical conduction mode (CRM) boost power factor corrector (PFC) converter, input filter capacitor (IFC) current compensation, total harmonics distortion (THD), variable on-time (VOT), variable parameter control.

I. INTRODUCTION

DUE to the characteristics of zero-voltage switching (ZVS) or valley switching for the power switch and zero-current

Manuscript received July 15, 2019; revised September 24, 2019 and November 8, 2019; accepted November 18, 2019. Date of publication November 20, 2019; date of current version March 13, 2020. This work was supported by Natural Science Foundation of China under Grant 51777093 and Grant 51722702. Recommended for publication by Associate Editor F. J. Azcondo. (Corresponding author: Xiaoyong Ren.)

X. Ren, Y. Zhou, Y. Wu, Z. Zhang, and Q. Chen are with the Aero-Power Sci-Tech Center, Nanjing University of Aeronautics and Astronautics, Nanjing 211106, China (e-mail: renxy@nuaa.edu.cn; zyt0624@nuaa.edu.cn; wuyu1995@nuaa.edu.cn; zlzhang@nuaa.edu.cn; chenqh@nuaa.edu.cn).

Z. Guo is with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL 32306 USA (e-mail: guozhehui@nuaa.edu.cn).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2019.2955154




Fig. 1. Circuit diagram of the boost PFC converter.




Fig. 2. Effect of IFC. (a) Crossover distortion of rectified input voltage v_{cin} and input current i_{in} . (b) Waveforms of IFC current i_c at different line frequency.

switching for the diode, critical conduction mode (CRM) boost power factor corrector (PFC) converter is prevalent in low-to-medium power condition [1]–[7], as shown in Fig. 1. In the CRM boost PFC converter, the input filter capacitor (IFC), C_{in} is required to limit the propagation of the switching noise into the ac line, which locates between the rectifier and the boost converter [8]–[11]. Besides, the parasitic capacitance (C_{oss} or C_{dp}) is inherently existent in the power semiconductor device and is usually nonlinear and voltage dependent, which resonates with the boost inductor to achieve soft switching in CRM boost PFC converters [12]–[21]. However, the existence of these two capacitances leads to the distortion of input current, especially at high line frequency and light load.

The current flowing through the IFC, i_c , leads to the crossover distortion of the rectified input voltage and thus the zero-crossing distortion of input current due to the unidirectional conductivity of the diodes in the rectifier [8]–[11], as shown in Fig. 2(a). Moreover, at the utility line frequency (50–60 Hz), the IFC current is relatively small and will not cause obvious distortion, in which case, the effect of IFC is usually ignored. However, as line frequency increases and output power decreases, the effect

of IFC results in severer input current distortion and thus the deterioration of input current power factor (PF) and total harmonics distortion (THD) [8], which is shown in Fig. 2(b). Therefore, for wide variable frequency (360–800 Hz) single-phase ac system, such as in-seat power supply [7], whose output power ranges from tens of watts to several hundred watts, the effect of IFC is pronounced and unnegligible, especially at light load, and thus, efforts should be made to alleviate the effect of IFC.

On the other hand, in existing variable on-time (VOT) controls, which are implemented to improve the input current distortion caused by the soft-switching process, the nonlinearity of parasitic capacitance of power switches is ignored and an equivalent constant capacitance is used [12]–[21]. Since VOT is the function of parasitic capacitance, ignoring the nonlinearity of parasitic capacitance results in the inaccuracy of VOT and thus the deterioration of input current THD, which may further dissatisfy the high requirements of power quality in the high line frequency power system.

In this article, the effect of nonlinear parasitic capacitance and the IFC on the rectified input voltage and input current distortion is discussed in detail. In order to improve the input current THD at high line frequency, the compensation method for IFC current is proposed and variable parameter control is also achieved to reduce the effect of nonlinear parasitic capacitance. The effectiveness and advantages of the proposed methods are verified by an 115-Vac-input 160-W/270-Vdc-output CRM boost PFC prototype.

II. CAPACITANCE EFFECTS ON INPUT CURRENT DISTORTION WITH VOT CONTROL

First, some definitions are made as follows: in Fig. 1, L_b and C_{in} are, respectively, boost inductor and IFC. Q_b is the power switch and C_{oss} is the output junction capacitance of Q_b . D_b is the diode and C_{dp} is the parasitic capacitance of D_b . C_{out} and R_L are, respectively, output capacitor and load. v_{in} and i_{in} are input voltage and input current. v_{cin} and V_o are the rectified input voltage and output voltage. i_L and i_C are inductor current and the current through C_{in} (IFC current).

In order to suppress the effect of resonant processes of L_b , C_{oss} and C_{dp} and obtain sinusoidal average inductor current, the generalized explicit VOT expression is established in [8], as follows:

$$T_{on}(t) = \frac{2\sqrt{L_b C_{eq}} V_o}{v_{in}(t)} + \frac{2L_b P_o}{U_{rms}^2} - 2.2\sqrt{L_b C_{eq}} \quad (1)$$

where U_{rms} and P_o are the rms value of input voltage and the output power, respectively, and $C_{eq} = C_{oss} + C_{dp}$.

A. Average Inductor Current Distortion Caused by Nonlinear C_{eq}

The parasitic capacitances of power switches Q_b and D_b (C_{oss} and C_{dp}) are nonlinear and dependent on the operation voltage, which can be obtained from the datasheets of the power switches, as shown in Fig. 3. (Detailed explanation is given in Appendix A.) Nonlinear C_{eq} shows a steep variance when the voltage between drain and source v_{ds} varies from several




Fig. 3. Capacitance– v_{ds} curves.




Fig. 4. Waveforms of i_{Lavg} during half-line cycle at 20% or 100% load with nonlinear C_{eq} .

hundred volts to zero, especially when $v_{ds} < V_T$ (V_T represents the operation voltage where parasitic capacitance varies steeply). In previous analysis [12]–[21], an equivalent constant C_{eq} is used and the nonlinearity of C_{eq} is ignored, which results in the inaccuracy of T_{on} and the distortion of i_{Lavg} , and, therefore, the distortion of i_{in} .

Fig. 4 shows the waveforms of i_{Lavg} during half-line cycle at 20% or 100% load with nonlinear C_{eq} in Fig. 3 (calculating circuit parameters: $L_b = 100 \mu\text{H}$, $U_{rms} = 115 \text{ V}$, $P_{omax} = 160 \text{ W}$, and $V_o = 270 \text{ Vdc}$). In Fig. 4, solid line represents i_{Lavg} when considering nonlinear C_{eq} while dash line represents reference of sinusoidal i_{Lavg} . It is noted that i_{Lavg} is calculated by operation analysis [21] with T_{on} in (1). From Fig. 4, when the nonlinearity of C_{eq} is considered, i_{Lavg} shows a severe distortion, especially at light load. i_{Lavg} is larger at ZVS mode, which means that i_{Lavg} is overcompensated with conventional T_{on} in (1).

In order to further explain the effect of nonlinear C_{eq} , Fig. 5 calculates T_{on} by the iterative algorithm in [21], which is desired to achieve sinusoidal input current, whether considering nonlinear C_{eq} or not in the analysis at 20% or 100% load. In Fig. 5, dash line represents desired T_{on2} when considering nonlinear C_{eq} while solid line represents T_{on1} when ignoring nonlinear C_{eq} and dot-dashed line represents the difference ΔT_{on} between T_{on1} and T_{on2} which denotes the degree of overcompensation. From Fig. 5, T_{on2} is smaller than T_{on1} , which means that i_{Lavg} is actually overcompensated with conventional T_{on1} ; therefore, the distortion of i_{Lavg} occurs. It is obvious that T_{on1} introduces a severe overcompensation around the zero crossing of input voltage, while approximately equals to T_{on2} near the peak input




Fig. 5. Desired on-time T_{on} when considering or ignoring nonlinear C_{eq} at 20% or 100% load.

voltage. Besides, under different load conditions, ΔT_{on} is almost the same since nonlinear C_{eq} mainly influences two resonant processes, especially the reverse resonant process, which is irrelevant to the load condition.

B. Crossover Distortion Caused by IFC

As shown in Fig. 2, due to the effect of IFC current, v_{cin} deviates from $|v_{in}|$ at Point A and converges with $|v_{in}|$ at Point B (the diode forward voltage of the rectifier is ignored). Define the dead angle between A and B as Φ . During Φ , the rectifier blocks since $v_{cin} > |v_{in}|$ and $|i_{in}| = 0$; otherwise, the rectifier conducts and $v_{cin} = |v_{in}|$.

Considering the effect of IFC current, the total input current $|i_{in}|$ is the sum of i_{Lavg} and i_C

$$|i_{in}(t)| = i_{Lavg}(t) + i_C(t). \quad (2)$$

If $v_{in}(t) = \sqrt{2}U_{rms} \sin(\omega t)$, i_C can be expressed as follows:

$$i_C(t) = C_{in} \frac{dv_{cin}}{dt} = \begin{cases} \sqrt{2}\omega U_{rms} C_{in} \cos(\omega t), & v_{cin}(t) = |v_{in}(t)| \\ -i_{Lavg}(t), & v_{cin}(t) > |v_{in}(t)| \end{cases} \quad (3)$$

where $\omega = 2\pi f_{line}$ is the line angular frequency and f_{line} is the line frequency.

The input voltage sampling is needed to implement VOT control with the explicit VOT expression. Usually, the input voltage can be sampled before or after the rectifier, that is sampling v_{in} or v_{cin} . According to (3), when $v_{cin} > |v_{in}|$, $i_{Lavg} = -i_C = -C_{in} dv_{cin}/dt$; thus, v_{cin} during Φ is related to i_{Lavg} and the larger the i_{Lavg} , the faster the v_{cin} decreases. In other words, v_{cin} during Φ is related to T_{on} and is sensible to the sampling methods since T_{on} during Φ is different with different sampling methods.

The calculating process of v_{cin} during Φ with different sampling methods is shown in Fig. 6. It is noted that the only difference during the calculating process of v_{cin} under two different sampling methods is the calculated T_{on} . According to the calculating process, Fig. 7 shows the waveforms of v_{cin} , $|i_{in}|$, i_{Lavg} , and i_C with different sampling methods (calculating circuit parameters: $L_b = 100 \mu\text{H}$, $U_{rms} = 115 \text{ V}$, $P_o = 40 \text{ W}$, $V_o = 270 \text{ Vdc}$, $C_{in} = 470 \text{ nF}$, $f_{line} = 400 \text{ Hz}$). In Fig. 7, v_{cin} starts deviating from $|v_{in}|$ at Point A and $|i_{in}| = i_{Lavg} + i_C = 0$ during




Fig. 6. Calculating process of v_{cin} during Φ with different sampling methods. (a) Sampling before the rectifier (sampling v_{in}). (b) Sampling after the rectifier (sampling v_{cin}).








Fig. 7. Waveforms of v_{cin} , $|i_{in}|$, i_{Lavg} , and i_C with different sampling methods. (a) Sampling after the rectifier. (b) Sampling before the rectifier.

the dead angle Φ , which results in the zero-crossing distortion and phase leading of i_{in} . Compared with sampling after the rectifier, sampling before the rectifier can achieve a smaller Φ (from 20.3° to 17.3°), and thus a lower i_{in} THD. This is because

Fig. 8. Calculated i_{in} THD with different sampling methods at different loads.Fig. 10. Calculated T_{on} with or without $C_{eq} = p|v_{in}| + q$.Fig. 9. Calculated i_{in} THD.

that, compared with sampling after the rectifier, the calculated T_{on} is larger and thus i_{Lavg} is larger during Φ when sampling before the rectifier, which makes v_{cin} decrease more quickly, accelerating the convergence of v_{cin} and v_{in} . Besides, rectifier conducts suddenly at Point D and i_{in} increases rapidly, which will result in a severe spike of input current in actual experiments and thus deteriorate i_{in} THD. By comparison, sampling before the rectifier can obtain a smaller i_{in} at Point D and, thus, a smaller spike of input current in actual experiments and a lower i_{in} THD. Fig. 8 shows the calculated i_{in} THD with different sampling methods with above circuit parameters. From Fig. 8, with sampling before the rectifier (sampling v_{in}), i_{in} THD is improved, especially at light load since the effect of IFC current becomes severer and thus Φ is larger at light load than that at full load.

Fig. 9 shows the i_{in} THD under different line frequency and different load condition when sampling before the rectifier and considering the nonlinearity of C_{eq} (calculating circuit parameters: $L_b = 100 \mu H$, $U_{rms} = 115 V$, $V_o = 270 Vdc$). In Fig. 9, i_{in} THD is deteriorated with constant C_{eq} and as P_o decreases, i_{in} THD increases, which is theoretically irrelevant to f_{line} , if the effect of IFC is ignored (C_{in} is approximately equal to zero). When the effect of IFC is further considered, the deterioration of i_{in} THD becomes severer. Moreover, as f_{line} increases and P_o decreases, i_{in} THD increases. Thus, in order to improve the i_{in} THD under wide variable line frequency and light load condition, this article focuses on the compensation for the effect of IFC current and the nonlinear C_{eq} .

Fig. 11. Waveforms of i_{Lavg} at 20% or 100% load with constant C_{eq} and varying C_{eq} control when considering the effect of nonlinear C_{eq} .

III. COMPENSATION METHODS OF CAPACITANCE EFFECTS

A. Varying C_{eq} Control

In order to improve the overcompensation of i_{Lavg} with T_{on} in (1) caused by nonlinear C_{eq} , it is necessary to reduce T_{on} , and as $|v_{in}|$ increases, the reduction decreases. Obviously, it is difficult to establish the explicit expression of T_{on} with nonlinear C_{eq} . Therefore, this article constructs a varying C_{eq} with $|v_{in}|$ to compensate the distorted i_{Lavg} . The varying C_{eq} must be smaller than the linear equivalent value (Equivalent linear value of parasitic capacitance is obtained by the linear charge-equivalent capacitance model which is illustrated and calculated in Appendix A) and as $|v_{in}|$ increases, C_{eq} increases. For simple implementation, this article makes C_{eq} vary linearly with $|v_{in}|$ as follows:

$$C_{eq}(v_{in}) = p|v_{in}| + q \quad (4)$$

where p and q are the slope and intercept, respectively, and $C_{eq}(v_{in_peak})$ is the linear equivalent value.

Fig. 10 shows the calculated T_{on} based on (1) with or without varying C_{eq} control. From Fig. 10, T'_{on2} is smaller than T_{on1} during entire half-line cycle and $\Delta T'_{on}$ decreases as $|v_{in}|$ increases. Fig. 11 calculates the waveforms of i_{Lavg} when considering the effect of nonlinear C_{eq} with T_{on1} and T'_{on2} in Fig. 10. The distortion of i_{Lavg} with varying C_{eq} control is improved, especially near the zero-crossing input voltage.

In order to obtain optimal p and q , making q varies from 0 pF to $C_{eq}(v_{in_peak})$, and correspondingly, $p = (C_{eq}(v_{in_peak}) - q)/v_{in_peak}$, calculate the input current THD with varying C_{eq} and find the optimal p and q where better input current THD can be obtained. It is noted that the expression of T_{on} in (1) is a




Fig. 12. Calculated i_{in} THD with different p and q .




Fig. 13. Waveforms of $i_{in,com}$, i'_{Lavg} , and i_C .

generalized expression suitable for CRM boost PFC converters to obtain sinusoidal input current, which is deduced by the iterative algorithm and numerical fitting method [8]. Fig. 12 gives the calculated input current THD with q from 0 to 180 pF (Calculating process is presented in Appendix A) under circuit parameters: $U_{rms} = 115$ V, $V_o = 270$ Vdc, $P_{omax} = 160$ W, and $L_b = 100$ μ H. It can be seen that i_{in} THD is improved as q decreases and p increases. However, if q continues to decrease, T_{on} is reduced too much near the zero-crossing input voltage and i_{Lavg} will be undercompensated, which will also result in the deterioration of i_{in} THD. In Fig. 12, when $q = 50$ – 70 pF, input current THD is lower and almost unchanged. Therefore, in order to compensate the effect of nonlinear C_{eq} , $q = 50$ – 70 pF, and correspondingly, $p = 0.7993$ – 0.6764 pF/V can be adopted to obtain better input current THD.

B. Compensation for IFC Current

In order to compensate the effect of IFC and obtain sinusoidal and in-phase input current, i_{Lavg} in (1) should be corrected to i'_{Lavg} and i'_{Lavg} satisfies

$$|i_{in}(t)| = i'_{Lavg}(t) + i_C(t) = \frac{\sqrt{2}P_o}{U_{rms}} \sin(\omega t). \quad (5)$$

Therefore, i'_{Lavg} can be expressed as follows:

$$i'_{Lavg}(t) = \frac{\sqrt{2}P_o}{U_{rms}} \sin(\omega t) - \sqrt{2}\omega U_{rms} C_{in} \cos(\omega t). \quad (6)$$

Fig. 13 shows the waveforms of compensated i_{in} and corrected i_{Lavg} . Obviously, for the unidirectional characteristics of diodes,

i'_{Lavg} cannot be negative and will be clamped to zero during δ , which means that the effect of IFC current can hardly be compensated totally. δ can be expressed as follows:

$$\delta = \arctan\left(\frac{\omega U_{rms}^2 C_{in}}{P_o}\right). \quad (7)$$

According to (7), as f_{ine} , C_{in} increases and P_o decreases, δ increases, which will also result in the distortion of i_{in} . Therefore, it can be concluded that without IFC current compensation or compensating i_C will cause the distortion of i_{in} , even the deterioration of i_{in} THD. Since the effect of IFC current can hardly be compensated totally, it can only be minimized. Theoretical analysis reveals that less compensation for IFC current can achieve better i_{in} THD. Once the prototype is determined, C_{in} is determined. The capacitance of compensation for IFC current is decided by the researchers. Define the compensated IFC current as i_{com} and i_{com} can be expressed as follows:

$$i_{com}(t) = \sqrt{2}\omega U_{rms} C_{com} \cos(\omega t) \quad (8)$$

where C_{com} represents the compensated IFC.

In this case, i'_{Lavg} is corrected and T_{on} with IFC current compensation can be expressed as follows:

$$i'_{Lavg}(t) = \frac{\sqrt{2}P_o}{U_{rms}} \sin(\omega t) - i_{com}(t) \quad (9)$$

$$T_{on} = \frac{2\sqrt{L_b C_{eq}} V_o}{v_{in}} - 2.2\sqrt{L_b C_{eq}} + \frac{2L_b P_o}{U_{rms}^2} - \frac{2L_b}{v_{in}} i_{com}. \quad (10)$$

Ideally, $|i_{in}|$ with IFC current compensation is supposed to be

$$|i_{in}(t)| = i'_{Lavg}(t) + i_C(t) = \begin{cases} A \cos(\omega t) & 0 < \omega t < \delta' \\ C \sin(\omega t) + B \cos(\omega t) & \delta' < \omega t < \pi - \Phi' \\ 0 & \pi - \Phi' < \omega t < \pi \end{cases} \quad (11)$$

where

$$A = \sqrt{2}U_{rms}\omega C_{in} \quad (12)$$


$$B = \sqrt{2}U_{rms}\omega (C_{in} - C_{com}) \quad (13)$$

$$C = \frac{\sqrt{2}P_o}{U_{rms}} \quad (14)$$

$$\delta' = \arctan\left(\frac{\omega U_{rms}^2 C_{com}}{P_o}\right) \quad (15)$$

$$\Phi' = \arctan\left(\frac{\omega U_{rms}^2 (C_{in} - C_{com})}{P_o}\right). \quad (16)$$

As C_{com} increases, δ' increases and Φ' decreases, which can also be seen in Fig. 14. In other words, as C_{com} increases, the effect of IFC current is reduced. However, i_{in} distortion derived from the IFC current compensation is deteriorated. Therefore, there exists an optimal C_{com} where the effect of C_{in} is reduced

Fig. 14. Waveforms of i_{in} with different C_{com} .

while input current distortion derived from IFC current compensation is minor; therefore, lower input current THD can be obtained.

Based on (11), calculate the rms value I_{rms} and the fundamental component I_1 of $|i_{in}|$ by Fourier Series Expansion, as shown in (17), (18), (21)–(23)

$$|i_{in}(t)| = \frac{a_0}{2} + \sum_{k=1}^{\infty} (a_k \cos(k\omega t) + b_k \sin(k\omega t)) \quad (17)$$

$$I_1 = \sqrt{\frac{a_1^2 + b_1^2}{2}} \quad (18)$$



where a_0 , a_k , and b_k are coefficients.

According to (21)–(24) shown at the bottom of this page, THD and PF can be calculated as follows:

$$THD = \sqrt{\frac{I_{rms}^2 - I_1^2}{I_1^2}} \quad (19)$$

$$PF = \frac{P_{in}}{I_{rms}U_{rms}} \quad (20)$$

Figs. 15 and 16 show the i_{in} THD and PF at 400/800 Hz with different C_{com} . It can be seen that as C_{com} increases, THD

Fig. 15. i_{in} THD and PF with different C_{com} at 400 Hz. (a) THD. (b) PF.Fig. 16. i_{in} THD and PF with different C_{com} at 800 Hz. (a) THD. (b) PF.

decreases first and then increases while PF increases all the time with a certain P_o . At 800 Hz, when $C_{com} = 470$ nF, i_{in} THD is deteriorated even with IFC current compensation. However, with about 235 nF compensation, lower i_{in} THD can be obtained, in which case, PF is still improved and acceptable although PF improvement is sacrificed marginally.

However, the expression of i_{in} THD is complicated and contains many complex operations and variables. Therefore, it is of great difficulty to find the explicit expression of optimal C_{com} . On the other hand, in Figs. 15 and 16, optimal C_{com} is within 220–235 nF under different f_{line} and P_o when $C_{in} = 470$ nF, which means that optimal C_{com} is about

$$I_{rms} = \sqrt{\frac{1}{T} \int_0^T i_{in}(t)^2 dt} = \sqrt{\frac{1}{\pi} \left(A^2 \left(\frac{\sin(2\delta')}{4} + \frac{\delta'}{2} \right) + B^2 \left(\frac{\pi - \delta' - \Phi'}{2} - \frac{\sin(2\delta')}{4} - \frac{\sin(2\Phi')}{4} \right) + C^2 \left(\frac{\pi - \delta' - \Phi'}{2} + \frac{\sin(2\delta')}{4} + \frac{\sin(2\Phi')}{4} \right) + BC \left(\frac{\cos(2\delta')}{2} - \frac{\cos(2\Phi')}{2} \right) \right)} \quad (21)$$

$$a_1 = \frac{2}{T} \int_0^T i_{in}(t) \cos(\omega t) dt = \frac{1}{\pi} \left(A \left(\frac{\sin(2\delta')}{2} + \delta' \right) + B \left(\pi - \delta' - \Phi' - \frac{\sin(2\delta')}{2} - \frac{\sin(2\Phi')}{2} \right) + C \left(\frac{\cos(2\delta')}{2} - \frac{\cos(2\Phi')}{2} \right) \right) \quad (22)$$

$$b_1 = \frac{2}{T} \int_0^T i_{in}(t) \sin(\omega t) dt = \frac{1}{\pi} \left(A \left(\frac{1 - \cos(2\delta')}{2} \right) + B \left(\frac{\cos(2\delta') - \cos(2\Phi')}{2} \right) + C \left(\pi - \delta' - \Phi' + \frac{\sin(2\delta')}{2} + \frac{\sin(2\Phi')}{2} \right) \right) \quad (23)$$

$$P_{in} = \frac{1}{T} \int_0^T i_{in}(t) v_{in}(t) dt = \frac{\sqrt{2}U_{rms}}{\pi} \left(A \left(\frac{1 - \cos(2\delta')}{4} \right) + B \left(\frac{\cos(2\delta') - \cos(2\Phi')}{4} \right) + C \left(\frac{\pi - \delta' - \Phi'}{2} + \frac{\sin(2\delta')}{4} + \frac{\sin(2\Phi')}{4} \right) \right) \quad (24)$$

TABLE I
OPTIMAL C_{com} UNDER DIFFERENT C_{in}

C_{in}	Optimal C_{com}	$(C_{com}/C_{in}) \times 100\%$
100 nF	50 nF	50%
200 nF	100 nF	50%
300 nF	150 nF	50%
400 nF	190-200 nF	47.5%-50%
470 nF	220-235 nF	46.8%-50%
600 nF	270-300 nF	45%-50%




Fig. 17. i_{in} THD with $\pm 10\%$ C_{in} tolerance. (a) At 20% load. (b) At 100% load.

50% C_{in} . The largest deviation of optimal C_{com} (220 nF) from 50% C_{in} (235 nF) appears at 800 Hz and light load, in which input current THD increases from 19.50% ($C_{com} = 220$ nF) to 19.54% ($C_{com} = 235$ nF). That is, the maximum sacrifice of input current THD is 0.04% within entire input and output range, when $C_{com} = 50\%C_{in}$ is adopted. Table I shows the optimal C_{com} under different C_{in} with the same analysis process, as shown in Figs. 15 and 16. The same conclusion can be obtained that the optimal C_{com} is about 50% C_{in} and the largest deviation of optimal C_{com} from 50% C_{in} appears at 800 Hz and light load. The maximum sacrifice of input current THD with $C_{com} = 50\%C_{in}$ is only 0.03% when $C_{in} = 400$ nF and 0.14% when $C_{in} = 600$ nF, compared with optimal C_{com} . Therefore, it can be induced that optimal C_{com} is around 50% C_{in} .

According to the aforementioned analysis, the proposed IFC current compensation is dependent on the C_{in} value. Unfortunately, the C_{in} value exists tolerance which is usually within $\pm 10\%$. Theoretically, the tolerance of C_{in} deteriorates the accuracy of the proposed IFC compensation. Fig. 17 shows the input current THD with $\pm 10\%$ C_{in} tolerance when $C_{com} = 0$ nF, 235 nF, and 470 nF with circuit parameters: $U_{rms} = 115$ V, $V_o = 270$ Vdc, $P_{omax} = 160$ W, $L_b = 100$ μ H, and $C_{in} = 470$ nF. It can be seen that even with $\pm 10\%$ C_{in} tolerance, the input current THD is still lower when $C_{com} = 235$ nF compared with that when $C_{com} = 0$ nF or $C_{com} = 470$ nF.

IV. IMPLEMENTATION AND EXPERIMENTAL VERIFICATION

A. Implementation of the Proposed Methods

To verify the effectiveness of the proposed VOT methods, a 115-Vac 160-W/270-Vdc CRM boost PFC prototype has been built. Circuit parameters of the experimental prototype

TABLE II
CIRCUIT PARAMETERS OF THE EXPERIMENTAL PROTOTYPE

AC Input Voltage v_{in}	115 VAC
Output Voltage V_o	270 VDC
Max Output Power P_{omax}	160 W
Line frequency f_{line}	360-800 Hz
Input Filter Capacitor C_{in}	470 nF
Boost Inductance L_b	100 μ H
Power Switch Q_b	TPH3206PS
Boost Diode D_b	C3D02060A
Equivalent linear value of C_{eq}	180 pF
Output Capacitor C_{out}	180 μ F/ 450 V
MCU	TMS320F28335




Fig. 18. Control diagram for the proposed methods.




Fig. 19. Experimental CRM boost PFC prototype.

are shown in Table II. Fig. 18 gives the control diagram for the implementation of the proposed VOT methods and the photograph of the experimental prototype is given in Fig. 19. The input voltage is sampled before the rectifier, which only needs to add an operational amplifier and a dc voltage reference to make the sampling voltage of v_{in} positive during the entire line cycle when compared with sampling after the rectifier. The eCAP module is used to capture the zero-crossing point of v_{in} and the timer provides the query clock signal. The compensation for IFC current is obtained by cosine lookup table. T_{on} is calculated by (1) or (10). In (1) or (10), P_o and U_{rms} both kept unchanged during the entire half-line cycle when PFC is in the steady state. Therefore, the constant term $2L_b P_o / U_{rms}^2$




Fig. 20. Waveforms with different sampling methods at 400 Hz with 20% load. (a) Sampling after the rectifier. (b) Sampling before the rectifier.




Fig. 21. Waveforms with different sampling methods at 400 Hz with full load. (a) Sampling after the rectifier. (b) Sampling before the rectifier.

can be provided directly and adjusted adaptively by the output of the voltage regulator T_{on_error} , which is also almost constant since the bandwidth of voltage feedback loop of PFC is narrow. Calculated T_{on} and a D/A conversion generate the modulation signal V_{comp} . V_{comp} intersects with the ramp signal R_{amp} and proportionally controls T_{on} .

B. Experimental Results

Figs. 20 and 21 show the waveforms of v_{cin} , i_{in} , i_L and V_{comp} with different sampling methods at 400 Hz with 20%/full load. It is obvious that with sampling before the rectifier,




Fig. 22. Measured input current THD with different sampling methods at 360/800 Hz within entire load range.




Fig. 23. Measured input current THD with different p and q .

minor Φ and smaller input current spike can be obtained. Fig. 22 gives the measured i_{in} THD with different sampling methods at 360/800 Hz within the entire load range. It can be seen that sampling before the rectifier can achieve a lower i_{in} THD with little sacrifice of circuit complexity and thus this article adopts sampling before the rectifier.

Based on the sampling before the rectifier, varying C_{eq} control is implemented to reduce the effect of nonlinear parasitic capacitance. Fig. 23 shows the measured i_{in} THD with several different p and q at 400 Hz. From Fig. 23, as p increases, the lower i_{in} THD can be obtained. However, the i_{in} THD deteriorates when q decreases to 30 pF. Thus, $C_{eq} = (0.7378 \text{ pF/V}) \times v_{in} + 60 \text{ pF}$ is finally selected to improve i_{in} THD in this article.

With optimal varying C_{eq} , Fig. 24 shows the waveforms of v_{cin} , i_{in} , i_L and V_{comp} at 400 Hz with 20%/full load. Compared with Figs. 20(b) and 21(b), the input current spike can be diminished with varying C_{eq} control and near the zero-crossing input voltage, i_L is obviously reduced. Although reduced i_L results in early deviation of v_{cin} and v_{in} and thus a larger Φ , varying C_{eq} control improves the distortion of i_{Lavg} . Fig. 25 further gives the measured i_{in} THD with or without varying C_{eq} control at 360/800 Hz within the entire load range. With varying C_{eq} control, i_{in} THD can be improved to 13.75% at 360 Hz and to 34.11% at 800 Hz with 20% load while i_{in} THD is reduced to 2.77% at 360 Hz and to 6.25% at 800 Hz with full load.

Based on sampling before the rectifier and the varying C_{eq} control above, in order to further improve the i_{in} THD at high line frequency, IFC compensation is implemented. Experimental waveforms with or without IFC compensation at 400 Hz with 20%/full load are shown in Figs. 26 and 27. With IFC




Fig. 24. Waveforms with optimal varying C_{eq} at 400 Hz. (a) 20% load. (b) Full load.




Fig. 25. Measured input current THD comparison at 360/800 Hz.




Fig. 26. Waveforms at 400 Hz with 20% load. (a) Without IFC compensation. (b) With IFC compensation ($C_{com} = 235$ nF).




Fig. 27. Waveforms at 400 Hz with full load. (a) Without IFC compensation. (b) With IFC compensation ($C_{com} = 235$ nF).




Fig. 28. Measured input current THD and PF comparison. (a) THD. (b) PF.

compensation ($C_{com} = 235$ nF), Φ decreases while δ increases. Besides, the leading phase angle θ is reduced with IFC compensation and thus a better PF is obtained.

Fig. 28 illustrates the measured i_{in} THD and PF with or without IFC compensation at 360/800 Hz. From Fig. 28, with

TABLE III
PERFORMANCE COMPARISON BETWEEN PROPOSED METHODS AND [10], [11]

	This paper	[10]	[11]
Input voltage v_{in}	115 VAC	90 VAC	230 VAC
Output voltage V_o	270 VDC	390 VDC	390 VDC
Output power P_o	160 W	195 W	195 W
Line frequency f_{line}	360 Hz	50 Hz	50 Hz
Input current THD	8.97% @360 Hz, 32 W 2.04% @360 Hz, 160 W	12.94% @50 Hz, 39 W 5.72% @50 Hz, 195 W	--
Input current PF	0.947 @360 Hz, 32 W 0.998 @360 Hz, 160 W	0.988 @50 Hz, 39 W 0.998 @50 Hz, 195 W	0.932 @50 Hz, 39 W 0.994 @50 Hz, 195 W
Control method	Real time cal. + Look-up table	Real time cal.	Analog




Fig. 29. Measured i_{in} harmonic contents at 400 Hz with full load.

IFC compensation, i_{in} THD and PF can be improved within the entire load range. Moreover, compared with $C_{com} = 470$ nF, i_{in} THD is lower when $C_{com} = 235$ nF. As a result, i_{in} THD can be improved to 2.04% at 360 Hz and to 3.14% at 800 Hz with full load. Fig. 29 compares RTCA DO-160G Std and measured input current harmonic contents at 400 Hz with full load. It can be seen that proposed methods can reduce the harmonic contents and meet the RTCA DO-160G Std.

Table III compares the performance of proposed methods with [10] and [11]. It should be noted that the experimental results in [10] or [11] are based on 50 Hz. From Table III, it can be seen that the proposed compensation method performs better THD at 360 Hz compared with that at 50 Hz in [10] and better PF at 360 Hz compared with that at 50 Hz in [11].

V. CONCLUSION

This article presents the compensation for the nonlinear parasitic capacitance of power switches and the IFC based on VOT control to reduce the effect of capacitances in CRM boost PFC converters, especially at high line frequency. The nonlinearity of parasitic capacitance leads to the inaccuracy of on time and thus the distorted average inductor current. In order to suppress the effect of nonlinear parasitic capacitance, varying C_{eq} control is proposed. Besides, due to the distortion of rectified input voltage deriving from the IFC, sampling before the rectifier can obtain minor dead angle and minor input current spike compared with sampling after the rectifier. The effect of IFC also leads to the input current distortion, especially under high line frequency and light load condition. The compensation for IFC current is further implemented and the appropriate IFC current compensation is also realized. Experimental results show that with compensation

for nonlinear parasitic capacitance and the IFC current, input current THD and PF can be effectively improved within the entire input and load condition.

APPENDIX A

CALCULATION OF EQUIVALENT LINEAR VALUE OF C_{eq}

The parasitic capacitances of power semiconductor devices C_{oss} and C_{dp} are both nonlinear and voltage dependent. For simplicity, nonlinear C_{eq} can be replaced by a linear-equivalent capacitance with enough accuracy. Generally, the common equivalent models of nonlinear capacitances are linear charge-equivalent capacitance model (as (A1)) and linear energy-equivalent model (as (A2))

$$C_{ce}(V_o) = \frac{1}{V_o} \int_0^{V_o} C_{eq}(v_{ds}) dv_{ds} \quad (A1)$$

$$C_{ee}(V_o) = \frac{2}{V_o^2} \int_0^{V_o} C_{eq}(v_{ds}) v_{ds} dv_{ds}. \quad (A2)$$

According to [22], the linear charge-equivalent model has a much higher accuracy than the linear energy-equivalent model because it can accurately describe resonant current from the perspective of time domain. Thus, this article adopts the linear charge-equivalent capacitance model to calculate the equivalent value of C_{eq} . Below are given the detailed calculation process.

- 1) Based on the $C(V_R)$ curve of C3D02060A [24], calculate $C_{dp}(v_{ds})$ curve (the green dot-dashed line as shown in Fig. 3) as follows:

$$C_{dp}(v_{ds}) = C(V_o - v_{ds}). \quad (A3)$$

- 2) Calculate $C_{eq}(v_{ds})$ curve (the blue solid line, as shown in Fig. 3) by adding $C_{oss}(v_{ds})$ curve (the red-dashed line, as shown in Fig. 3) of TPH3206PS to $C_{dp}(v_{ds})$ curve.
- 3) The linear charge-equivalent capacitance is calculated by (A1) and its result is 180 pF.

REFERENCES

- [1] W. Cheng, J. Song, H. Li, and Y. Guo, "Time-varying compensation for peak current-controlled PFC boost converter," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3431–3437, Jun. 2015.
- [2] K. Yao, W. Hu, Q. Li, and J. Lyu, "A novel control scheme of DCM boost PFC converter," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5605–5615, Oct. 2015.

- [3] Y. S. Roh, Y. J. Moon, J. Park, and C. Yoo, "A two-phase interleaved power factor correction boost converter with a variation-tolerant phase shifting technique," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 1032–1040, Feb. 2014.
- [4] Y. L. Chen, H. J. Chen, Y. M. Chen, and K. H. Liu, "A stepping on-time adjustment method for interleaved multichannel PFC converters," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1170–1176, Mar. 2015.
- [5] K. Yao, Y. Wang, J. Guo, and K. Chen, "Critical conduction mode boost PFC converter with fixed switching frequency control," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6845–6857, Aug. 2018.
- [6] Z. Liu, Z. Huang, F. C. Lee, and Q. Li, "Digital-based interleaving control for GaN-based MHz CRM totem-pole PFC," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 808–814, Sep. 2016.
- [7] *In-Seat Power Supply, The EMPOWER 1191-41/-46 Power Supply*, Astronics Advanced Electronic Systems. [Online]. Available: <http://www.astronics.com>, Accessed: 2018.
- [8] Y. Zhou, X. Ren, Z. Guo, Y. Wu, Z. Zhang, and Q. Chen, "Variable on-time (VOT) control with phase leading input current (PLIC) compensation for 400Hz CRM boost PFC converters," in *Proc. IEEE Appl. Power Electron. Conf.*, Anaheim, CA, USA, 2019, pp. 2097–2102.
- [9] C. Zhao, J. Zhang, and X. Wu, "Phase leading input current compensation for CRM boost PFC converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, Milwaukee, WI, USA, 2016, pp. 1–5.
- [10] J. W. Kim and G. W. Moon, "Minimizing effect of input filter capacitor in a digital boundary conduction mode power factor corrector based on time domain analysis," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3827–3836, May 2016.
- [11] C. Y. Lim, Y. Jeong, and G. W. Moon, "Phase leading input capacitor compensation using variable inductor with high efficiency in a CRM boost PFC," in *Proc. IEEE 3rd Int. Future Energy Electron. Conf.*, Kaohsiung, Taiwan, 2017, pp. 852–856.
- [12] X. Ren, Y. Wu, Z. Guo, Z. Zhang, and Q. Chen, "An online monitoring method of circuit parameters for variable on-time control in CRM boost PFC converters," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1786–1797, Feb. 2019.
- [13] L. Huber, B. T. Irving, and M. M. Jovanovic, "Effect of valley switching and switching-frequency limitation on line-current distortions of DCM/CCM boundary boost PFC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 339–347, Feb. 2009.
- [14] Y. L. Chen and Y. M. Chen, "Line current distortion compensation for DCM/CRM boost PFC converters," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2026–2038, Mar. 2016.
- [15] Z. Guo, X. Ren, H. Gui, Y. Wu, Z. Zhang, and Q. Chen, "A universal variable on-time compensation to improve THD of high-frequency CRM boost PFC converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, Milwaukee, WI, USA, 2016, pp. 1–6.
- [16] Z. Liu, Z. Huang, F. C. Lee, Q. Li, and Y. Yang, "Operation analysis of digital control based MHz totem-pole PFC with GaN device," in *Proc. IEEE 3rd Workshop Wide Bandgap Power Devices Appl.*, Nov. 2–4, 2015, pp. 281–286.
- [17] J. W. Kim, H. S. Youn, and G. W. Moon, "A digitally controlled critical mode boost power factor corrector with optimized additional on time and reduced circulating losses," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3447–3456, Jun. 2015.
- [18] Z. Huang, Z. Liu, Q. Li, and F. C. Lee, "Microcontroller-based MHz totem-pole PFC with critical mode control," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2016, pp. 1–8.
- [19] Y. P. Su, C. L. Ni, C. Y. Chen, Y. T. Chen, J. C. Tsai, and K. H. Chen, "Boundary conduction mode controlled power factor corrector with line voltage recovery and total harmonic distortion improvement techniques," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3220–3231, Jul. 2014.
- [20] J. C. Tsai, C. L. Chen, Y. T. Chen, C. L. Ni, C. Y. Chen, and K. H. Chen, "Perturbation on-time (POT) technique in power factor correction controller for low total harmonic distortion and high power factor," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 199–212, Jan. 2013.
- [21] X. Ren, Z. Guo, Y. Wu, Z. Zhang, and Q. Chen, "Adaptive LUT-based variable on-time control for CRM boost PFC converters," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 8123–8136, Sep. 2018.
- [22] C. Marxgut, F. Kris, D. Bortis, and J. W. Kolar, "Ultraflat interleaved triangular current mode (TCM) single-phase PFC rectifier," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 873–882, Feb. 2014.
- [23] *Transphorm* [Online]. Available: <http://www.transphormusa.com>, Accessed: 2017.
- [24] *Wolfsped* [Online]. Available: <http://www.wolfsped.com>, Accessed: 2016.



Xiaoyong Ren (S'04–M'11) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2002, 2005, and 2008, respectively.

From 2009 to 2011, he was a Postdoctoral Researcher with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA. He is currently with the Department of Electrical Engineering, NUAA. He has authored and coauthored more than 30 technical papers published in international journals and conference proceedings. He led the student teams to win Grand Prize Award from International Future Energy Challenge in 2016, and the Top Three Finalist in Siligery Power Electronics Design Competition in 2015. His current research interests include dc–dc conversion, converter control techniques, GaN device application, and renewable power systems.



Yuting Zhou received the B.S. degree in electrical engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, Jiangsu, China, in 2018, where she is currently working toward the M.S. degree.

Her research interests include GaN device application, high-frequency power conversion techniques.



Zhehui Guo (S'15) received the B.S. and M.S. degrees in electrical engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2015 and 2018, respectively, and is currently working toward the Ph.D. degree in electrical engineering with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL, USA.

His research interests include wide bandgap device applications, high-frequency and high-power conversion, and multilevel photovoltaic inverters.



Yu Wu (S'18) received the B.S. degree in electrical engineering from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2017, where she is currently working toward the Ph.D. degree.

Her research interests include GaN device application, high-frequency power conversion techniques, wireless power transfer, and advanced digital control.

Ms. Wu was the Winner of the Grand Prize Award from International Future Energy Challenge in 2016.




Zhiliang Zhang (S'03–M'09–SM'14) received the B.Sc. and M.Sc. degrees from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2002 and 2005, respectively, and the Ph.D. degree from Queen's University, Kingston, ON, Canada, in 2009.

From June to September 2007, he was a Design Engineering Intern with Burlington Design Center, Linear Technology Corporation. He is currently a Professor with Aero-Power Sci-Tech Center, NUAA.

He was a Secretary of PELS TC on Power and Control Core Technologies from 2013 to 2016. He has authored and coauthored 48 papers in IEEE TRANSACTIONS ON POWER ELECTRONICS, and more than 80 papers in IEEE conferences. He holds 12 China patents and one U.S. patent. He coauthored the book *High Frequency MOSFET Gate Drivers: Technologies and Applications* (London, U.K.: Institution of Engineering and Technology, 2017). His research interests include high-frequency power conversion with wide bandgap devices.

Dr. Zhang serves as an Associate Editor for IEEE JOURNAL OF EMERGING AND SELECTED TOPICS OF POWER ELECTRONICS (JESTPE) from July 2018. He was a Guest Associate Editor for special issue of JESTPE: Resonant and Soft-Switching Techniques with Wide Bandgap Devices in 2018; Power Integration with WBG Devices and Components 2019. He was a Winner of "United Technologies Corporation Rong Hong Endowment" in 1999. He was the recipient of National Excellent Youth Fund from the National Natural Science Foundation of China in 2017.



Qianhong Chen (M'06) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1995, 1998, and 2001, respectively.

In 2001, she joined NUAA, where she is a Professor with Aero-Power Sci-Tech Center. From April 2007 to January 2008, she was a Research Associate with the Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong. She has authored or coauthored more than 70 papers in international journals and conferences, and holds

20 patents. Her research interests include application of integrated-magnetics, inductive power transfer converters, soft-switching dc–dc converters, and power factor correction.