

# Half-Bridge Integrated Phase-Shifted Full-Bridge Converter With High Efficiency Using Center-Tapped Clamp Circuit for Battery Charging Systems in Electric Vehicles

Cheon-Yong Lim, *Student Member, IEEE*, Yeonho Jeong , *Member, IEEE*, Min-Su Lee, *Student Member, IEEE*, Kang-Hyun Yi , *Member, IEEE*, and Gun-Woo Moon , *Member, IEEE*

**Abstract**—In this article, a half-bridge (HB) integrated phase-shifted full-bridge (PSFB) converter with a new center-tapped clamp circuit is proposed to achieve high efficiency in electric vehicle battery charging systems. The proposed converter has the benefits of HB integrated PSFB converters, such as the extended zero-voltage-switching range and the reduced conduction loss on the primary side. In addition, by using a new center-tapped clamp circuit, which consists of two diodes and one capacitor, the proposed converter can solve the drawbacks of conventional PSFB converters, such as the substantial circulating current, the severe voltage stress and switching loss in the secondary full-bridge rectifier, and a large output inductor. With these improvements, the efficiency is fairly increased, and the volume of the output inductor is reduced. In order to validate the feasibility of the proposed converter, a 3.3-kW prototype was built and tested.

**Index Terms**—Circulating current, clamp circuit, electric vehicle (EV), on-board battery charger (OBC), phase-shifted full-bridge (PSFB) converter, zero-voltage and zero-current switching.

## I. INTRODUCTION

AS THE awareness of global warming and resource depletion increases, there is a growing interest in the sales of ecofriendly electric vehicles (EVs) [1]. A high-voltage rechargeable battery pack is used as energy sources for EVs and is charged through an on-board battery charger (OBC). An OBC is generally made up of a power-factor-corrector (PFC) stage

and a dc–dc stage [2]. A PFC stage improves the quality of the input current and regulates the dc bus voltage from the utility grid. A PFC stage is followed by a dc–dc stage, which provides a galvanic isolation between the utility grid and the battery pack and recharges the high-voltage battery pack within the range of 270–420 V.

An LLC converter can be a candidate for dc–dc stage in OBC, due to simple structure and the capability of zero-voltage switching (ZVS). However, it has difficulty in operating in a very wide range of output voltage [16]. A phase-shifted full-bridge (PSFB) converter is the most popular topology in the power range of a few kilowatts (1–7 kW) for OBCs [3], [4], due to the capability of ZVS, simple pulsewidth modulation (PWM) control with a fixed switching frequency, and the small rms current of the output capacitor. However, there are drawbacks that need to be resolved. First drawback is the narrow ZVS range for the lagging-leg switch [5], [6]. In order to expand the range of ZVS, the magnetizing inductance  $L_m$  should be decreased to increase the energy for ZVS. However, the conduction loss in the primary side can be increased by large rms current. Second drawback is the significant circulating current in the primary side during the freewheeling interval [7], [8]. The circulating current results in a large conduction loss on the primary side and a large turn-OFF switching loss in the lagging-leg switch due to the high turn-OFF current. Third drawback is the large output inductor  $L_O$ , increasing the volume and the cost [9], [10]. Fourth drawback is the severe voltage overshoot across a secondary full-bridge rectifier (FBR) [11], [12]. The severe voltage stress results in a large conduction loss in the FBR due to the higher forward-voltage drop  $V_F$  of high voltage-rated diodes. Fifth drawback is the significant turn-OFF crossover switching loss  $P_{\text{CROSS}}$  in the FBR, where  $P_{\text{CROSS}}$  is obtained by multiplying the reverse-recovery current  $i_{\text{RR}}$  and the reverse voltage of the FBR [13], [20]–[22]. These drawbacks become more serious in OBC applications, where the output voltage is very high, and the range of the output voltage is very wide.

In [14]–[19], half-bridge (HB) integrated PSFB converters have been proposed. This integrated converter is attractive, in which they can overcome some drawbacks of the conventional PSFB converter, such as the narrow range of ZVS for the

Manuscript received January 30, 2019; revised May 2, 2019; accepted June 5, 2019. Date of publication October 24, 2019; date of current version February 11, 2020. This work was supported by the National Research Foundation of Korea Grant funded by the Korean Government, MSIP, under Grants 2019R1A2B5B02070509 and 2017M1A3A3A02016291. Recommended for publication by Associate Editor D. G. Lamar. (*Corresponding author: Gun-Woo Moon.*)

C.-Y. Lim, M.-S. Lee, and G.-W. Moon are with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon 34141, South Korea (e-mail: yong0491@kaist.ac.kr; trevin6248@kaist.ac.kr; gwmooon@kaist.ac.kr).

Y. Jeong is with the Department of Mechanical Engineering, University of Colorado Denver, Denver, CO 80204 USA (e-mail: yeonho.jeong@ucdenver.edu).

K.-H. Yi is with the School of Electronic and Electric Engineering, Daegu University, Gyeongsan 712-714, South Korea (e-mail: khyi@daegu.ac.kr).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2019.2931763




Fig. 1. Previous studies of HB LLC integrated PSFB converters. (a) Without clamping circuit [15]. (b) With CDD clamping circuit [19].

lagging-leg switch, the severe circulating current in the primary side, and the large  $L_O$ . However, there are still limitations in [14]–[19]. The converters in [14]–[16] cannot clamp the voltage overshoot in the FBR for the PSFB converter, because there is no clamping circuit, as shown in Fig. 1(a). Thus, an additional resistor–capacitor–diode (RCD) circuit is required, causing a large loss in the snubber resistor. In order to solve the aforementioned limitations, a lossless capacitor–diode–diode (CDD) clamp circuit was applied in [17]–[19], as shown in Fig. 1(b). The CDD clamp circuit can clamp the voltage overshoot in the FBR, enabling the use of low voltage-rated diodes. However, the CDD clamp circuit has serious limitations in which there is a current path directly flowing into the output capacitor without passing through  $L_O$ , which corresponds to the path through  $D_{C1}$  in Fig. 1(b). This makes the converters operate like an output inductorless PSFB converter, causing some problems. The first problem is large rms current and large turn-off current due to triangular-shaped current waveform, as shown on the right side in Fig. 1(b). Consequently, since the conduction losses in the primary side and the secondary side are increased, and the turn-off switching loss in the leading-leg switch is increased, the efficiency is considerably degraded. The second problem is the significantly increased burden of the output capacitor. This is because substantial current directly flows into the output capacitor without passing through  $L_O$ . In order to meet the rating of the rms current in the output capacitor, the volume of the capacitor must be increased, resulting in a low power density and

a high cost. In addition, the clamping capacitor is additionally required. Thus, the volume and the cost for the clamping circuit are increased, when compared to the proposed converter.

In this article, a new HB integrated PSFB converter with a center-tapped clamp circuit is presented. The proposed clamp circuit consists of two diodes and one capacitor, and it is connected to the center tap of the transformer on the secondary side. The proposed converter has all the benefits of the previously reported converters in [14]–[19], such as an extended ZVS range of the lagging-leg switch, no circulating current, reduced  $L_O$ , clamped voltage overshoot in the FBRs, and the reduced  $P_{\text{cross}}$  in the FBRs. In addition, since all current flowing into the output capacitor flows through  $L_O$ , there are no side effects such as large rms current, large peak current, and large output capacitor. As a result, the proposed converter achieves high efficiency with compact size when compared to the previous researches. In addition, the clamping capacitor is not additionally required, because the output capacitor for the HB converter is also used for the clamping capacitor. Thus, the volume and the cost for the clamping circuit can be further saved, when compared to the previously reported converters, using the CDD clamp circuit in [17]–[19]. The aforementioned characteristics are summarized in Table I.

TABLE I  
COMPARISON OF THE CHARACTERISTICS FOR THE PROPOSED CONVERTER WITH THE PREVIOUS RESEARCH

Index	[14]	[15]	[16]	[17]	[18]	[19]	Proposed
Maximum voltage stress on FBR	$nV_S+$ <i>ringing</i>	$nV_S+$ <i>ringing</i>	$nV_S+$ <i>ringing</i>	$nV_S$	$nV_S$	$nV_S$	$nV_S$
Output capacitor	Small	Small	Small	Very large	Very large	Very large	Small
Clamping circuit	RCD clamp	RCD clamp	RCD clamp	CDD clamp	CDD clamp	CDD clamp	Proposed clamp
Number of additional components	8	10	10	10	10	10	10
Total volume of additional components [cm <sup>3</sup> ]	95	112	116	124	162	120	82




Fig. 2. Circuit diagram of the proposed converter.

## II. OPERATION PRINCIPLE

The circuit configuration of the proposed converter is shown in Fig. 2. As shown in the figure, an HB *LLC* converter is integrated into the conventional PSFB converter: 1) in the primary side, the lagging-leg switches are shared; 2) in the secondary side, an FBR for the *LLC* converter is connected in parallel with the FBRs for the PSFB converter. Among several types of resonant tanks, *LLC* topology was employed because it has much higher efficiency due to the availability of ZVS operation and the reduced circulating current [23]. Especially, the proposed clamp circuit, which is composed of two diodes  $D_{C1}$  and  $D_{C2}$  and the output capacitor of *LLC* converter  $C_{O\_LLC}$ , is connected to the secondary center tap of the PSFB transformer  $T_1$ . The key waveforms are shown in Fig. 3. Each switching period  $T_s$  consists of two half-cycles. In this article, only one half-cycle is explained due to its symmetrical operations. A half-cycle is subdivided into seven modes, and the equivalent circuits are shown in Fig. 4. For simplicity, several assumptions are made as follows.

- 1) The output capacitance of *LLC* converter  $C_{O\_LLC}$  is large enough to be considered as a constant-voltage (CV) source during  $T_s$ .
- 2) The magnetizing inductance for the PSFB converter  $L_{m1}$  is large enough so that the magnetizing current  $i_{Lm1}$  is zero.
- 3) The switch devices are ideal MOSFETs, except for the junction capacitors and the internal body diodes.
- 4) The junction capacitors of all MOSFETs have the same capacitance of  $C_{OSS}$ .
- 5) The junction capacitances of the clamping diodes  $D_{C1}$  and  $D_{C2}$  and the secondary rectifier diodes for *LLC* converter  $D_5, D_6, D_7$ , and  $D_8$  are small enough to be ignored because their voltage rating is much lower than that for FBRs.
- 6) The external inductor  $L_{ext}$  is included into the leakage inductor of the PSFB converter  $L_{lkg1}$ .




Fig. 3. Key waveforms of the proposed converter.

*Mode 1* [ $t_0-t_1$ ]: This mode begins when the commutation from the clamping diode  $D_{C2}$  to the FBR diodes  $D_1$  and  $D_3$  is ended. During this mode, the power is delivered to the output through  $T_1$  and  $L_O$  in the same manner of the conventional PSFB converter. At the same time,  $C_{O\_LLC}$  is charged with the resonant current by the leakage inductor  $L_{lkg2}$  and the resonant




Fig. 4. Equivalent operating circuits of the proposed converter. (a) Mode 1 ( $t_0-t_1$ ). (b) Mode 2 ( $t_1-t_2$ ). (c) Mode 3 ( $t_2-t_3$ ). (d) Mode 4 ( $t_3-t_4$ ). (e) Mode 5 ( $t_4-t_5$ ). (f) Mode 6 ( $t_5-t_6$ ). (g) Mode 7 ( $t_6-t_7$ ).

capacitor  $C_R$ . In this mode, the proposed clamping circuit is utilized to clamp the voltage stress of FBR. Since the clamping diode  $D_{C1}$  is turned ON, providing a clamping path, the voltage at the secondary center tap of  $T_1$  is clamped to the output voltage of LLC,  $V_{O\_LLC}$ . This enables the secondary rectifier output

voltage  $V_{rect}$  to be clamped to  $2V_{O\_LLC}$ . Thus, it is noted that the maximum voltage stress on the FBR is clamped to  $2V_{O\_LLC}$ , and the voltage oscillation is eliminated, as shown in Fig. 3. Consequently, the proposed clamp circuit enables the use of lower voltage-rated diodes, resulting in a reduced conduction loss in FBRs. The primary current in the PSFB converter  $i_{pri1}$  can be expressed as follows:

$$\begin{aligned} i_{pri1}(t) &= i_{pri1}(t_0) + \frac{V_{Lkg1}}{L_{lkg1}}(t - t_0) \\ &= i_{pri1}(t_0) + \frac{n_{T1}V_S - 2V_{O\_LLC}}{n_{T1}L_{lkg1}}(t - t_0) \end{aligned} \quad (1)$$

where  $n_{T1}$  is the turns ratio of the secondary side to the primary side for  $T_1$ ,  $V_{Lkg1}$  is the voltage across  $L_{lkg1}$ , and  $V_S$  is the input voltage.

**Mode 2 [ $t_1-t_2$ ]:** Mode 2 begins when the leading-leg switch  $Q_1$  is turned OFF. The junction capacitors of switches  $Q_1$  and  $Q_2$  are charged or discharged by  $i_{pri1}$ , where  $i_{pri1}$  is equal to the primary-reflected output current. In this mode, the ZVS energy comes from  $L_O$  in the same manner of the conventional PSFB converter so that  $i_{pri1}$  does not change.

**Mode 3 [ $t_2-t_3$ ]:** Mode 3 starts when the clamping diode  $D_{C2}$  is turned ON. From this mode, freewheeling is started and maintained until mode 7, where clamping diode  $D_{C2}$  is turned ON. By turning ON  $D_{C2}$ , the voltage across the  $L_O$  becomes  $V_{O\_LLC} - V_O$ , rather than  $-V_O$ . Thus, much reduced voltage is applied to the output inductor, resulting in a reduced  $L_O$ . Thus, the proposed clamp circuit enables the use of much reduced  $L_O$ , improving the power density. In addition, since the voltage across  $L_O$  is clamped to  $V_{O\_LLC} - V_O$ ,  $L_O$  does not participate the resonance for ZVS operation. Thus, the procedure for ZVS is completed by the energy stored in  $L_{lkg1}$ .

**Mode 4 [ $t_3-t_4$ ]:** In this mode, commutation from the FBR diodes to the clamping diode  $D_{C2}$  is occurred. Since  $D_{C2}$  is turned ON,  $V_{O\_LLC}$  is reflected to the primary side, and  $V_{Lkg1}$  is equal to  $-V_{O\_LLC}/n_{T1}$ . With the negative  $V_{Lkg1}$ ,  $i_{pri1}$  is decreased. Here, there is no circulating current, because the power is still being transferred to the secondary side. Thus, the proposed clamp circuit eliminates the circulating current on the primary side, resulting in a reduced conduction loss. In addition, since  $V_{Lkg1}$  is  $0.5V_S$ , which is half as compared to that in the conventional PSFB converter, the slope of the decreasing  $i_{pri1}$  is moderate. This causes the slope of the current in the FBR  $di_D/dt$  to be moderate. Consequently, the proposed clamp circuit reduces  $i_{RR}$  in the FBR [20]–[22].

During this mode, the commutation occurs from  $D_1$  and  $D_3$  to  $D_{C2}$ . The duration of this mode can be expressed as follows:

$$\Delta t_{3-4} = t_4 - t_3 = \frac{n_{T1}^2 I_O L_{lkg}}{V_{O\_LLC}}. \quad (2)$$

**Mode 5 [ $t_4-t_5$ ]:** Mode 5 begins when  $D_1$  and  $D_3$  are turned OFF. In this mode, since clamping diode  $D_{C2}$  is turned ON, the reverse voltages of  $D_1$  and  $D_3$  are increased up to  $V_{O\_LLC}$ , which is considerably lower value compared with that in conventional PSFB converters. Thus,  $P_{cross}$  in  $D_1$  and  $D_3$  is substantially reduced due to the low reverse voltages and the reduced  $i_{RR}$ .

Consequently, the proposed clamp circuit reduces  $P_{\text{cross}}$ . Moreover, in this freewheeling interval,  $V_{\text{rect}}$  is equal to  $V_{O\_LLC}$  rather than zero. Thus, much lower voltage is applied to  $L_O$ , and the burden of  $L_O$  can be substantially relieved.

*Mode 6* [ $t_5$ – $t_6$ ]: This mode begins when the lagging-leg switch  $Q_3$  is turned OFF. Since  $i_{Lm1}$  was assumed to be zero due to the large value of  $L_{m1}$ ,  $i_{\text{pri}1}$  is equal to zero. Thus, the PSFB converter does not participate the ZVS operation for the lagging-leg switch. Instead, the ZVS operation is achieved by the HB LLC converter. In addition, the turn-OFF switching loss in  $Q_3$  is considerably reduced due to the low turn-OFF current by the eliminated circulating current.

*Mode 7* [ $t_6$ – $t_7$ ]: This mode begins when the drain–source voltage for  $Q_4$   $V_{DS4}$  reaches zero. In this mode, commutation from  $D_{C2}$  to the FBR diodes is occurred. Since  $D_{C2}$  is turned ON,  $V_{O\_LLC}$  is reflected to the primary side, and  $V_{Lkg1}$  becomes equal to  $-(V_S - V_{O\_LLC}/n_{T1})$ . With the negative  $V_{Lkg1}$ ,  $i_{\text{pri}1}$  started to increase in the negative direction. Here, there is no duty-cycle loss, because  $V_{Lm1}$  the power is still being transferred to the secondary side. Thus, the proposed clamp circuit eliminates the duty-cycle loss. At the same time, the resonance between  $L_{kg2}$  and  $C_R$  is started, and  $C_{O\_LLC}$  is charged. During this mode, the commutation from  $D_{C2}$  to  $D_2$  and  $D_4$  occurs. Duration of this mode can be expressed as follows:

$$\Delta t_{6-7} = t_7 - t_6 = \frac{n_{T1}^2 I_O L_{kg}}{n_{T1} V_S - V_{O\_LLC}}. \quad (3)$$

### III. STEADY-STATE ANALYSIS

For simple illustration, it is assumed that the duration of the deadtime is narrow enough to be ignored. In this article, the analysis of output filter, circulating current, and  $P_{\text{cross}}$  in the FBR is omitted, because a similar analysis is well explained in the previous study [12].

#### A. Voltage Gain

The output voltage  $V_O$  is regulated by the phase-shifted PWM with a fixed switching frequency  $f_S$ . From Figs. 3 and 4,  $V_O$  can be obtained as the averaged voltage of  $V_{\text{rect}}$  as follows:

$$V_O = V_{O\_LLC} (1 + 2D_{\text{eff}}) \quad (4)$$

where  $D_{\text{eff}}$  is the effective duty cycle.

Since the secondary rectifier for LLC converter is an FBR,  $V_{O\_LLC}$  can be obtained as follows:

$$V_{O\_LLC} = n_{T2} V_S M_{LLC} \quad (5)$$

where  $n_{T2}$  is the turns ratio of the secondary side to the primary side for the LLC transformer  $T_2$ , and  $M_{LLC}$  is the gain of the HB LLC converter.

In this article, the LLC converter operates at the resonant frequency  $f_R$  to reduce the primary rms current, and to avoid the switch turn-OFF loss and the reverse-recovery problem in the secondary diodes. Thus, with the fixed  $f_S$  at  $f_R$ ,  $M_{LLC}$  is equal to 0.5. In that, the achievable minimum voltage stress on the FBR is  $n_{T1} V_S$ , where the voltage overshoot is eliminated, the voltage stress can be minimized by designing the maximum




Fig. 5. Normalized voltage gain  $M_{\text{norm}}$  according to  $D_{\text{eff}}$ .

voltage stress of  $2V_{O\_LLC}$  to be equal to  $n_{T1} V_S$ . Thus, using (5),  $n_{T2}$  is designed to be equal to  $n_{T1}$ .

Finally, from (4) and (5), the voltage gain  $M$  is given by

$$M = \frac{V_O}{V_S} = n_{T1} (0.5 + D_{\text{eff}}). \quad (6)$$

Normalized voltage gain  $M_{\text{norm}}$ , where  $n_{T1}$  is supposed to be 1, is shown in Fig. 5. The figure shows that the proposed converter can achieve a higher voltage conversion ratio for the same  $D_{\text{eff}}$ .

#### B. Comparison With the Previous Research

Among the previous research works of [14]–[19], the research in [19] is the most similar to this article, in which PSFB stage and HB LLC stage are connected in parallel, and it utilized clamp circuit, as shown in Fig. 1(b). Fig. 6 shows the key waveforms of the previous research [19] and the proposed converter. Here, it is assumed that  $L_m$  and  $L_O$  are large enough, so that  $i_{Lm}$  is zero, and the output inductor current has the constant value of  $I_O$ . In the case of [19], as shown in Fig. 6(a), the primary current  $i_{\text{pri}1\_CDD}$  is sharply increasing during  $t_A - t_B$ . Fig. 7 shows the equivalent circuits of [19] and the proposed converter during  $t_A - t_B$ . In the case of [19], as shown in Fig. 7(a), since  $V_C + V_O$  is reflected to the primary side,  $V_{Lkg1}$  is equal to  $V_S - (V_C + V_O)/n_{T1}$ . Thus,  $i_{\text{pri}1\_CDD}$  can be expressed as follows:

$$\begin{aligned} i_{\text{pri}1\_CDD}(t) &= i_{\text{pri}1\_CDD}(t_A) + \frac{V_{Lkg1}}{L_{kg1}}(t - t_A) \\ &= i_{\text{pri}1\_CDD}(t_A) + \frac{n_{T1} V_S - (V_C + V_O)}{n_{T1} L_{kg1}}(t - t_A). \end{aligned} \quad (7)$$

From (7), it can be noted that as  $V_O$  is decreased, the slope of  $i_{\text{pri}1\_CDD}$  is increased. Thus, the rms current and the turn-OFF current in primary side are substantially increased due to the triangular-shaped current waveform. Consequently, the conduction loss on the primary side is increased, and the turn-OFF switching loss in the leading-leg switch is increased, resulting in a degraded efficiency. In addition, since this large current directly flows into the output capacitor through the clamping diode  $D_{C2}$ , the volume of the capacitor is considerably increased. On the




Fig. 6. Key waveforms for the analysis of the performance with the previous study. (a) Previous research in [19]. (b) Proposed converter.

other hand, in the proposed converter, as shown in Fig. 6(b), the primary current  $i_{pri1\_prop.}$  is almost constant during  $t_A - t_B$ . Fig. 7(b) shows the equivalent circuit of the proposed converter. As shown in the figure,  $V_{Lkg1}$  is equal to  $V_S - 2V_{O\_LLC}/n_{T1}$ . Thus,  $i_{pri1\_prop.}$  can be expressed as follows:

$$\begin{aligned} i_{pri1\_prop.}(t) &= i_{pri1\_prop.}(t_A) + \frac{V_{Lkg1}}{L_{lkg1}}(t - t_A) \\ &= i_{pri1\_prop.}(t_A) + \frac{n_{T1}V_S - 2V_{O\_LLC}}{n_{T1}L_{lkg1}}(t - t_A). \end{aligned} \quad (8)$$

From (8), since  $V_{O\_LLC}$  is designed to be equal to  $0.5n_{T1}V_S$ , the slope of  $i_{pri1\_prop.}$  is almost zero. Thus, the rms current and the turn-OFF current in primary side are substantially reduced compared to the case in [19]. Consequently, the conduction loss and the turn-OFF switching loss can be fairly reduced, increasing the efficiency. In addition, since all current flows through the output inductor, the volume of the capacitor is considerably decreased.

#### IV. DESIGN CONSIDERATION

In order to validate the feasibility of the proposed converter, a design example is presented. The specifications are as




Fig. 7. Equivalent operating circuits during  $t_A - t_B$ . (a) Previous research in [19]. (b) Proposed converter.

follows:  $V_S = 385$  V,  $V_O = 270-420$  V, the charging current during constant-current (CC) mode or the maximum output current  $I_{O,max} = 7.85$  A, and  $f_s = 50$  kHz. For simple illustration, it is assumed that the magnetizing inductance for the PSFB converter  $L_{m1}$  is large enough, so that  $i_{Lm1}$  is zero, and the output capacitances of secondary diodes are small enough to be ignored.

#### A. Transformer Turns Ratios $n_{T1}$ and $n_{T2}$

$n_{T1}$  can be obtained through a relational expression with the voltage gain. Since  $n_{T1}V_S M_{norm,max}$  should be larger than the maximum output voltage  $V_{O,max}$ , where  $M_{norm,max}$  is the achievable maximum value of  $M_{norm}$ ,  $n_{T1}$  can be expressed as follows:

$$n_{T1} > \frac{1}{M_{norm,max}} \frac{V_{O,max}}{V_S}. \quad (9)$$

From (9), it can be noted that, if  $M_{norm,max}$  is supposed to be 0.9,  $n_{T1}$  should be larger than 1.21. In this article,  $n_{T1}$  is designed as 1.24 by considering the effects of parasitic components such as the voltage drop in the current path.

As for  $n_{T2}$ , it is designed to be equal to  $n_{T1}$  by considering the maximum voltage stress on the FBRs  $V_{D\_Prop}$ .

#### B. Transformer Leakage Inductor $L_{lkg1}$ to Achieve ZVS for Leading-Leg Switches

As shown in Figs. 3 and 4, the ZVS for the leading-leg switch is achieved through two modes: mode 2 and mode 3. In mode 2, the ZVS energy comes from  $L_O$ , so that  $i_{pri1}$  does not change. Mode 3 starts when the clamping diode  $D_{C2}$  is turned ON. Since the voltage across  $L_O$  is clamped to  $V_{O\_LLC} - V_O$ ,  $L_O$  does not participate in the resonance for ZVS operation. Thus, the procedure for ZVS is completed by the energy stored in  $L_{lkg1}$ . The ZVS condition can be obtained as follows:

$$\frac{1}{2}L_{lkg1}i_{pri1}(t_2)^2 > C_{oss}(V_S - V_{O\_LLC}/n_{T1})^2 \quad (10)$$

where

$$i_{\text{pri}}(t_2) = I_O/n_{T1} \quad (11)$$

$$V_{O\_LLC} = 0.5n_{T1}V_S. \quad (12)$$

By substituting (11) and (12) for  $i_{\text{pri}}(t_2)$  and  $V_{O\_LLC}$ , respectively, (10) can be represented as follows:

$$L_{\text{lk}g1} > \frac{C_{\text{oss}}}{2} \left( \frac{n_{T1}V_S}{I_O} \right)^2. \quad (13)$$

From (13), it can be noted that the condition for  $L_{\text{lk}g1}$  to guarantee ZVS operation of leading-leg switches is dependent on the load condition. For example, in order to ensure the ZVS operation above 10% load conditions,  $0.1 I_{O,\text{max}}$  is substituted for  $I_O$ . Then,  $L_{\text{lk}g1}$  should be designed to be larger than  $13 \mu\text{H}$ .

### C. Transformer Magnetizing Inductor $L_{m2}$ to Achieve ZVS for Lagging-Leg Switches

Mode 6 in Figs. 3 and 4 illustrates the ZVS operation for the lagging-leg switch. Since  $i_{L_{m1}}$  was assumed to be zero due to the large value of  $L_{m1}$ ,  $i_{\text{pri}1}$  is equal to zero. Thus, the PSFB converter does not contribute the ZVS operation for the lagging-leg switch. Instead, the ZVS operation is achieved by the HB LLC converter. Thus, the ZVS condition can be obtained as follows:

$$i_{L_{m2}}(t_5)T_{\text{dead}} > 2C_{\text{oss}}V_S \quad (14)$$

where  $T_{\text{dead}}$  is the deadtime.

Since the resonant frequency  $f_R$  for the LLC converter is equal to the  $f_s$ ,  $i_{L_{m2}}(t_5)$  can be expressed as follows:

$$i_{L_{m2}}(t_5) = \frac{1}{4} \frac{V_{O\_LLC} \cdot T_S}{n_{T2}L_{m2}} = \frac{V_S}{8f_sL_{m2}}. \quad (15)$$

By substituting (15) for  $i_{L_{m2}}(t_5)$ , (14) can be presented as follows:

$$L_{m2} < \frac{T_{\text{dead}}}{16f_sC_{\text{oss}}}. \quad (16)$$

From (16), it can be noted that the condition for  $L_{m2}$  to guarantee ZVS operation of lagging-leg switches is independent of both the load condition and the  $D_{\text{eff}}$ . Thus, the selection of  $L_{m2}$  is very simple. In addition, since the magnetizing current flows only as required for the ZVS operation regardless of  $D_{\text{eff}}$ , the conduction loss resulting from the magnetizing current can be much reduced.

### D. Resonant Capacitor $C_R$

$C_R$  can be designed by considering the resonant period. Since the  $f_R$  for the LLC converter is equal to the  $f_s$ ,  $C_R$  can be designed as follows:

$$C_R = \left( \frac{1}{2\pi f_s} \right)^2 \frac{1}{L_R} \quad (17)$$

where  $L_{\text{lk}g2}$  can be simply implemented as the leakage inductor of  $T_2$ .




Fig. 8. Normalized output power according to  $D_{\text{eff}}$ .

### E. Cost and Volume of LLC Stage Compared to PSFB Stage

In the proposed converter, an LLC stage is integrated into a PSFB stage. In the view of the power transfer to the load, two power stages are connected in parallel. During  $D_{\text{eff}}T_S$ , the power is transferred through PSFB stage, and during  $(0.5 - D_{\text{eff}})T_S$ , the power is transferred through LLC stage. Thus, the output power of each power stage can be expressed as follows:

$$\begin{aligned} P_{O\_PSFB} &= V_{\text{rect\_Deff}} \cdot \langle I_{O\_Deff} \rangle T_S \\ &= (n_{T1}V_S) \cdot \left( I_O \frac{D_{\text{eff}}}{0.5} \right) = 2D_{\text{eff}}I_On_{T1}V_S \\ P_{O\_LLC} &= V_{\text{rect\_}(0.5-D_{\text{eff}})} \cdot \langle I_{O\_}(0.5-D_{\text{eff}}) \rangle T_S \\ &= (0.5n_{T1}V_S) \cdot \left( I_O \frac{0.5 - D_{\text{eff}}}{0.5} \right) \\ &= (0.5 - D_{\text{eff}})I_On_{T1}V_S \end{aligned} \quad (18)$$

where  $P_{O\_PSFB}$  and  $P_{O\_LLC}$  are the output power of PSFB converter and LLC converter, respectively, and  $V_{\text{rect\_Deff}}$  and  $V_{\text{rect\_}(0.5-D_{\text{eff}})}$  are the instantaneous secondary rectifier output voltage during  $D_{\text{eff}}T_S$  and  $(0.5 - D_{\text{eff}})T_S$ , respectively, and  $\langle I_{O\_Deff} \rangle T_S$  and  $\langle I_{O\_}(0.5-D_{\text{eff}}) \rangle T_S$  are the averaged output current during  $D_{\text{eff}}T_S$  and  $(0.5 - D_{\text{eff}})T_S$ , respectively.

From (18), the total output power  $P_O$  can be expressed as follows:

$$P_O = P_{O\_PSFB} + P_{O\_LLC} = (0.5 + D_{\text{eff}})I_On_{T1}V_S. \quad (19)$$

From (18) and (19), the normalized output powers, where each power is divided by the maximum output power of  $I_On_{T1}V_S$ , are shown in Fig. 8. From Fig. 8, it can be noticed that as  $D_{\text{eff}}$  is increased,  $P_{O\_PSFB}$  is increased. At the maximum  $D_{\text{eff}}$ , almost  $P_O$  is transferred through PSFB converter. Thus, when designing the PSFB stage, the power transfer through LLC stage can be ignored, and the PSFB stage is designed in the same manner of the conventional PSFB converter. On the other hand, as  $D_{\text{eff}}$  is decreased,  $P_{O\_LLC}$  is increased. Since  $P_{O\_LLC}$  becomes the maximum value at the minimum  $D_{\text{eff}}$ , the LLC stage is designed based on the maximum  $P_{O\_LLC}$  at the minimum  $D_{\text{eff}}$ . Thus, the relative cost and volume of the LLC stage compared to the PSFB stage are only dependent on the minimum  $D_{\text{eff}}$ .

TABLE II  
COMPONENTS LIST OF PROTOTYPE

Items	Pri. Clamp. PSFB converter	Conventional PSFB converter		Previous Converter [19]	Proposed Converter
		Si diode	SiC diode		
Main switch, $Q_1-Q_4$	IPP60R074C6 (600 V/31A/74 mΩ/500 pF)				
Transformer for PSFB converter, $T_1$	Core : PQ5050, $L_m=880 \mu\text{H}$ , $L_{lk}=10 \mu\text{H}$ $n(N_p:N_s) = 1.3$ (34:44), $N_p: 0.1 \text{ mm} \times 150$ , $N_s: 0.1 \text{ mm} \times 120$		Core : PQ5050, $L_{m1} = 2.47 \text{ mH}$ , $L_{lk1} = 8 \mu\text{H}$ $n_{T1}(N_{p1}:N_{s1}) = 1.2$ (34:42), $N_{p1}: 0.1 \text{ mm} \times 150$ , $N_{s1}: 0.1 \text{ mm} \times 120$		
External inductor, $L_{ext}$	Core : PQ2020, $L_{ext} = 12 \mu\text{H}$ $N_{ext} = 8$ Turns (0.1 mm $\times$ 120)		Core : PQ2620, $L_{ext} = 21 \mu\text{H}$ $N_{ext} = 10$ Turns (0.1 mm $\times$ 120)		
Output inductor, $L_O$	CH358060 $\times$ 2EA, $L_O = 520 \mu\text{H}$		CH358060 $\times$ 1EA, $L_O = 250 \mu\text{H}$		
FBR for PSFB converter, $D_1-D_4$	STTH1512D (1200 V/ $V_F = 2.0$ V)	IDH15S120 (1200V/ $V_F = 2.2$ V)	10ETF06 (600 V/20 A/ $V_F = 1.2$ V)		
Output capacitor, $C_O$	Film Cap. (450 V, 4.5 A, 1.5 $\mu\text{F}$ )		Film Cap. (450V, 24 A, 11 $\mu\text{F}$ )	Film Cap. (450 V, 4.5 A, 1.5 $\mu\text{F}$ )	
HB LLC converter	Transformer, $T_2$	-		Core : PQ3230 $L_{m2} = 527 \mu\text{H}$ , $L_{lk2} = 6.5 \mu\text{H}$ $n_{T2}(N_{p2}: N_{s2}) = 1.2$ (27:34) $N_{p2}: 0.1 \text{ mm} \times 80$ , $N_{s2}: 0.61 \text{ mm} \times 120$	
	Resonant capacitor, $C_R$			Film Capacitor (250 V, 680 nF) $\times$ 3EA	
	FBR, $D_5-D_8$			15ETH03 (300 V/15 A/ $V_F = 1.05$ V)	
	Output capacitor, $C_{O, LLC}$			Film cap. (250 V, 2 $\mu\text{F}$ )	
Clamping circuit	Number of components	5	3	0	3
	Diode	$D_{Cp1} \& D_{Cp2}$ : UF4005 (600V, 1.0 A), $D_{snb}$ : HER108 (1000 V, 1.0 A)	$D_{snb}$ : HER108 (1000V, 1.0A)	-	$D_{C1}$ : 20CTH03 (300 V, 20 A), $D_{C2}$ : U1540G (400 V, 15 A)
	Capacitor	$C_{snb}$ : Film Cap. (1250 V, 0.1 $\mu\text{F}$ )	$C_{snb}$ : Film Cap. (1250 V, 0.1 $\mu\text{F}$ )	-	$C_C$ : Film cap. (250 V, 0.2 $\mu\text{F}$ )
	Resistor	$R_{snb} = 41 \text{ k}\Omega$	$R_{snb} = 17 \text{ k}\Omega$	-	-

## V. EXPERIMENTAL RESULTS

In order to validate the feasibility of the proposed converter, a 3.3-kW prototype has been built and tested through the charging processes of the CC mode and CV mode, following the battery charging profile in [12].

As a prototype, the converter in [4] using the clamping diode on the primary side was also conducted as a classical solution that reduces RCD snubber loss. In addition, the converter in [19] was also conducted as the most similar converter to the proposed converter. Table II lists the designed parameters. As can be seen in the table, when compared to the converter in [19], clamping capacitor  $C_C$  is not additionally required in the proposed converter, and the burden of the output capacitor is much reduced, saving the volume and the cost.

Fig. 9 shows the key waveforms in the CC mode where the range of  $V_O$  is from 270 to 420 V with  $I_O$  of 7.85 A, and Fig. 10 shows the key waveforms in the CV mode where the load condition is from 10% to 100% with  $V_O$  of 420 V. From the figures, there is no circulating current in the primary side, and the turn-OFF current in the lagging-leg switch is very low.

Fig. 11 shows the ZVS waveforms for lagging-leg switches. Fig. 11(a) shows the waveforms in the CC mode where  $V_O$  is 270 V with  $I_O$  of 7.85 A, and Fig. 11(b) shows the waveforms in the CV mode at 10% load condition. As can be seen in the figures, ZVS is well achieved.

Fig. 12 shows the key waveforms of [19] and the proposed converter in the CC mode where  $V_O$  is 270 V with  $I_O$  of 7.85 A. As can be seen in the figure, in the proposed converter, the rms current and the turn-OFF current are considerably reduced, resulting in higher efficiency. In addition, the current through the output capacitor  $i_{C_O}$  is significantly reduced, resulting in a high power density with low cost.

Fig. 13 shows the measured efficiencies in the CC and CV modes. As can be seen in the figure, the proposed converter achieved much higher efficiency over the entire conditions.

The main reason for the higher efficiency comes from the reduction of the conduction loss and the turn-OFF switching loss in the primary switches  $Q_1-Q_4$ , and the reduction of the conduction loss and the  $P_{cross}$  in the FBRs  $D_1-D_4$ . Although primary clamping PSFB converter improved the efficiency by saving RCD snubber loss, it is still suffering from a severe  $P_{cross}$  and large conduction loss in the FBR.

Fig. 14 shows the loss distributions in the CC mode with  $I_O$  of 7.85 A at the  $V_O$  of 270 and 420 V. In the figure, *Pri. Cond.* is the sum of conduction losses in switches and windings in transformer  $T_1$  on the primary side, and *Secnd. Cond.* is the sum of conduction losses in FBRs and windings in transformer  $T_1$  on the secondary side. The *Integrated HB LLC* covers the conduction loss in the FBRs for LLC converter, the core loss in transformer  $T_2$ , and the conduction loss in the windings for  $T_2$ .




Fig. 9. Key waveforms of the proposed converter during CC mode with the  $I_O$  of 7.85 A. (a)  $V_O = 270$  V. (b)  $V_O = 420$  V.




Fig. 10. Key waveforms of the proposed converter during CV mode with the  $V_O$  of 420 V. (a) 10% load condition. (b) 70% load condition.

Fig. 11. ZVS waveforms of lagging-leg switches. (a) During CC mode with the  $I_O$  of 7.85 A and the  $V_O$  of 270 V. (b) During CV mode with the 10% load condition and the  $V_O$  of 420 V.




Fig. 12. Key waveforms of the proposed converter in the CC mode where  $V_O$  is 270 V with  $I_O$  of 7.85 A. (a) Previous research in [19]. (b) Proposed converter.

In both cases of 270 and 420 V, in the proposed converter, the conduction loss on the secondary side and the  $P_{\text{CROSS}}$  in the FBR are significantly reduced, and the RCD snubber loss is eliminated. The conduction loss in FBRs is easily obtained by multiplying the averaged current on FBRs by  $V_F$ . The averaged current is almost the same in the proposed converter and in the conventional PSFB converter. Instead, different  $V_F$  makes a difference in the conduction loss. When SiC diodes are used for the FBRs in the conventional PSFB converter, the  $P_{\text{CROSS}}$  and the RCD snubber loss can be eliminated. However, the conduction loss in the FBR is increased due to the higher  $V_F$ . Especially, in the case of  $V_O$  of 270 V, the conduction loss and the switching loss in the primary switch SW are also significantly reduced in the proposed converter. Although the additional losses by the HB LLC converter, which covers the conduction loss in the FBRs for LLC converter, the core loss in transformer  $T_2$ , and the conduction loss in the windings for  $T_2$  are increased at 270 V, the reduction of the losses in the FBR and the primary SW is more dominant.

Table III lists the comparisons of the volume and the cost, respectively. As can be seen in the tables, the volume and the cost of the proposed converter are similar to those of the PSFB converter with the clamping diode on the primary side and the conventional PSFB converter with Si diodes. This is because although there are additional components in the proposed converter, the size of the output inductor is reduced, the RCD clamp circuit is eliminated, and lower voltage-rated diodes are used for FBR. When compared to the converter in [19], the volume




Fig. 13. Measured efficiency. (a) During CC mode with the  $I_O$  of 7.85 A. (b) During CV mode with the  $V_O$  of 420 V.




Fig. 14. Loss distributions during CC mode with the  $I_O$  of 7.85 A according to  $V_O$ .

and the cost of the proposed converter are much reduced. This is because the current rating of the output capacitor is much reduced and the additional clamping capacitor is not required. In the case of the conventional PSFB converter with SiC diodes, the volume can be minimized because the RCD clamping circuit can be eliminated. However, the cost is considerably increased due to the expensive SiC diodes.

TABLE III  
VOLUME AND COST FOR COMPONENTS OF PROTOTYPE

Items	Pri. Clamp. PSFB converter	Conventional PSFB converter		Previous converter [19]	Proposed converter
		Si diode	SiC diode		
External inductor, $L_{ext}$	PQ2020: <b>6.2 cm<sup>2</sup>, \$ 0.8</b>			PQ2620: <b>10.7 cm<sup>2</sup>, \$ 1.3</b>	
Output inductor, $L_O$	CH358060 × 2EA: <b>55 cm<sup>2</sup>, \$ 8.0</b>			CH358060 × 1EA: <b>25 cm<sup>2</sup>, \$ 4.0</b>	
Output capacitor, $C_O$	Film Cap. (450 V, 4.5 A, 1.5 μF): <b>6.6 cm<sup>2</sup>, \$ 1.0</b>			Film Cap. (450V, 24 A, 11 μF): <b>37.4 cm<sup>2</sup>, \$ 4.6</b>	Film Cap. (450V, 4.5 A, 1.5 μF): <b>6.6 cm<sup>2</sup>, \$ 1.0</b>
HB LLC converter	Transformer, $T_2$	-			PQ3230: <b>22.4 cm<sup>2</sup>, \$ 2.5</b>
	Resonant capacitor, $C_R$				Film cap. (250V, 680 nF) × 3EA: <b>8.5 cm<sup>2</sup>, \$ 1.2</b>
	Full-Bridge rectifier, $D_5$ - $D_8$				20CTH03 × 4EA: <b>3.4 cm<sup>2</sup>, \$ 2.1</b>
	Output capacitor, $C_{O, LLC}$				Film Cap. (250 V, 7 A, 2 μF): <b>7.3 cm<sup>2</sup>, \$ 1.3</b>
FBR for PSFB converter, $D_1$ - $D_4$	STTH1512D × 4EA: <b>3.4 cm<sup>2</sup>, \$ 7.5</b>	IDH15S120 × 4EA: <b>3.4 cm<sup>2</sup>, \$ 32.5</b>	10ETF06 × 4EA: <b>3.4 cm<sup>2</sup>, \$ 4.9</b>		
Clamping circuit	UF4005: <b>0.06 cm<sup>2</sup>, \$ 0.2</b> $R_{snb}$ (41kΩ, 20W): <b>13.4 cm<sup>2</sup>, \$ 0.3</b>	$R_{snb}$ (17kΩ, 30W): <b>20.2 cm<sup>2</sup>, \$ 0.7</b>	FE1D: <b>0.45 cm<sup>2</sup>, \$ 0.1</b> U1540G: <b>0.85 cm<sup>2</sup>, \$ 0.6</b>		
	HER108: <b>0.3 cm<sup>2</sup>, \$ 0.1</b> Film cap. (1250 V, 0.1 μF): <b>6.1 cm<sup>2</sup>, \$ 0.4</b>	-		Film cap. (160V, 0.4 μF): <b>1.4 cm<sup>2</sup>, \$ 0.8</b>	-
<b>Total volume</b>	<b>91.1 cm<sup>2</sup></b>	<b>97.8 cm<sup>2</sup></b>	<b>71.2 cm<sup>2</sup></b>	<b>120.8 cm<sup>2</sup></b>	<b>88.6 cm<sup>2</sup></b>
<b>Total cost</b>	<b>\$ 18.3</b>	<b>\$ 18.5</b>	<b>\$ 42.3</b>	<b>\$ 23.4</b>	<b>\$ 19</b>


## VI. CONCLUSION

A new HB integrated PSFB converter using a center-tapped clamp circuit was proposed. The proposed converter solved many limitations of the conventional PSFB converters, such as the narrow ZVS range for the lagging-leg switches, the substantial circulating current, the large output inductor, the severe voltage stress in the FBR, and the significant switching loss in the FBR. In addition, the proposed converter solved many side effects of the prior works using CDD clamp circuit, such as large rms current on the primary side, large turn-OFF current for the leading leg switches, and the substantial current stress on the output capacitor. Finally, the proposed converter achieved much higher efficiency with reduced output filter over the conventional PSFB converter and the prior works.

## REFERENCES


- [1] "Global EV Outlook 2018: Towards cross-modal electrification," May 2018. [Online]. Available: <https://www.connaissancedesenergies.org/sites/default/files/pdf-actualites/globalevoutlook2018.pdf>
- [2] V. R. K. Kanamarlapudi, B. Wang, N. K. Kandasamy, and P. L. So, "A new ZVS full-bridge DC-DC converter for battery charging with reduced losses over full-load range," *IEEE Trans. Ind. Appl.*, vol. 54, no. 1, pp. 571-579, Feb. 2018.
- [3] L.-C. Shih, Y.-H. Liu, and H.-J. Chiu, "A novel hybrid mode control for phase-shift full bridge converter featuring high efficiency over full load range," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2794-2804, Mar. 2019.
- [4] D.-Y. Kim, C.-E. Kim, and G.-W. Moon, "Variable delay time method in the phase shifted full-bridge converter for reduced power consumption under light load conditions," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5120-5127, Nov. 2013.
- [5] J.-W. Kim, D.-Y. Kim, C.-E. Kim, and G.-W. Moon, "A simple switching control technique for improving light load efficiency in a phase-shifted full-bridge converter with a server power system," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1562-1566, Apr. 2014.
- [6] I.-O. Lee and G.-W. Moon, "Phase-shifted PWM converter with a wide ZVS range and reduced circulating current," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 908-919, Feb. 2013.
- [7] Y.-D. Kim, I.-O. Lee, I.-H. Cho, and G.-W. Moon, "Hybrid dual full-bridge DC-DC converter with reduced circulating current, output filter, and conduction loss of rectifier stage for RF power generator application," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1069-1081, Mar. 2014.
- [8] J.-K. Han and G.-W. Moon, "High efficiency phase-shifted full-bridge converter with a new coupled inductor rectifier (CIR)," *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 8468-8480, Sep. 2019.
- [9] L. Zhao, H. Li, X. Wu, and J. Zhang, "An improved phase-shifted full-bridge converter with wide-range ZVS and reduced filter requirement," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2167-2176, Mar. 2018.
- [10] I.-O. Lee and G.-W. Moon, "Soft-switching DC/DC converter with a full ZVS range and reduced output filter for high-voltage applications," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 112-122, Jan. 2013.
- [11] J.-H. Kim, I.-O. Lee, and G.-W. Moon, "Integrated dual full bridge converter with current-doubler rectifier for EV charger," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 942-951, Feb. 2016.
- [12] C.-Y. Lim, Y. Jeong, and G.-W. Moon, "Phase-shifted full-bridge DC-DC converter with high efficiency and high power density using center-tapped clamp circuit for battery charging in electric vehicles," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 10945-10959, Nov. 2019.
- [13] D.-D. Tran, H.-N. Vu, S. Yu, and W. Choi, "A novel soft-switching full-bridge converter with a combination of a secondary switch and a nondissipative snubber," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1440-1452, Feb. 2018.
- [14] I.-O. Lee and G.-W. Moon, "Half-bridge integrated ZVS full-bridge converter with reduced conduction loss for electric vehicle battery chargers," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 3978-3988, Aug. 2014.
- [15] W. Yu, J.-S. Lai, W.-H. Lai, and H. Wan, "Hybrid resonant and PWM converter with high efficiency and full soft-switching range," *IEEE Trans. Power Electron.*, vol. 27, no. 12, pp. 4925-4933, Dec. 2012.
- [16] J.-H. Kim, I.-O. Lee, and G.-W. Moon, "Analysis and design of a hybrid-type converter for optimal conversion efficiency in electric vehicle chargers," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2789-2800, Apr. 2017.
- [17] C. Liu *et al.*, "High-efficiency hybrid full-bridge-half-bridge converter with shared ZVS lagging leg and dual outputs in series," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 849-861, Feb. 2013.
- [18] I.-O. Lee, "Hybrid PWM-resonant converter for electric vehicle on-board battery chargers," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3639-3649, May 2016.

- [19] B. Gu, C.-Y. Lin, B. Chen, J. Dominic, and J.-S. Lai, "Zero-voltage-switching PWM resonant full-bridge converter with minimized circulating losses and minimal voltage stresses of bridge rectifiers for electric vehicle battery chargers," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4657–4667, Oct. 2013.
- [20] "Calculation of turn-off power losses generated by an ultrafast diode," STMicroelectronics, Geneva, Switzerland, Application Note AN5028, pp. 1–20, 2017.
- [21] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*. New York, NY, USA: Springer, 2008.
- [22] R. W. Erickson and D. Maksimovic, *Fundamentals of Power Electronics*, 2nd ed. Norwell, MA, USA: Kluwer, 2001.
- [23] H. Wang and A. Khaligh, "Comprehensive topological analyses of isolated resonant converters in PEV battery charging applications," in *Proc. IEEE Transp. Electrific. Conf. Expo*, 2013, pp. 1–7.



**Cheon-Yong Lim** (S'14) received the B.S. and M.S. degrees in electrical engineering, in 2007 and 2012, respectively, from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include power electronics, particularly dc/dc converters, ac/dc converters, battery chargers, and digital control of power converters.



**Yeonho Jeong** (S'13–M'19) received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2014 and 2018, respectively.

From 2008 to 2015, he was a Research and Development Engineer with the Power Advanced Group, Samsung Electro-Mechanics Co. Ltd., Suwon, South Korea. From 2015 to 2018, he was a Senior Research Engineer for developing server power systems in Solu-M, Yong-In, South Korea. In 2018, he joined

the Department of Electrical/Mechanical Engineering with the University of Colorado Denver, Denver, CO, USA, as a Postdoctoral Fellow. His research interests include dc/dc converters, ac/dc power-factor-correction converters, server power supplies, hybrid power systems and energy managements for transportation, and digital control approach for power converters.



**Min-Su Lee** (S'18) received the B.S. degree in electrical engineering, in 2017, from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, where he is currently working toward the Ph.D. degree.

His research interests include high-efficiency dc/dc converter topology, electric vehicle charger system, server power system, converter topologies, and magnetics.



**Kang-Hyun Yi** (M'12) was born in South Korea in 1978. He received the B.S. degree in electrical engineering from Hanyang University, Seoul, South Korea, in 2003, and the M.S. and Ph.D. degrees in electrical engineering and computer science from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2006 and 2009, respectively.

From 2009 to 2012, he was a Senior Engineer with Samsung Electronics Company, Suwon, South Korea.

Since 2012, he has been an Associate Professor with the School of Electrical and Electric Engineering, Daegu University, Gyeongsan, South Korea. In 2018, he was a Visiting Professor with the Department of Electrical Engineering and Automation Engineering, Alto University, Espoo, Finland. His research interests include high-efficiency dc/dc converters, high-frequency dc/dc converter, power conversion circuit for wireless power transmission, and power electronics related to electric vehicles.

Prof. Yi is a member of the Korean Institute of Power Electronics. He was the recipient of the Silver Prize of Samsung Electronics Human Tech Paper in 2007.



**Gun-Woo Moon** (S'92–M'00) received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 1992 and 1996, respectively.

He is currently a Professor with the Department of Electrical Engineering, KAIST. His research interests include modeling, design and control of power converters, soft-switching power converters, resonant inverters, distributed power systems, power-factor correction, electric drive systems, driver circuits of plasma display panels, and flexible ac transmission systems.

Dr. Moon is a member of the Korean Institute of Power Electronics, Korean Institute of Electrical Engineers, Korea Institute of Telematics and Electronics, Korea Institute of Illumination Electronics and Industrial Equipment, and Society for Information Display.