






Thermal Modeling and Design Optimization of PCB Vias and Pads

Yanfeng Shen , Member, IEEE, Huai Wang , Senior Member, IEEE, Frede Blaabjerg , Fellow, IEEE, Hui Zhao , Member, IEEE, and Teng Long , Member, IEEE

Abstract—Miniature power semiconductor devices mounted on printed circuit boards (PCBs) are normally cooled by means of PCB vias, copper pads, and/or heatsinks. Various reference PCB thermal designs have been provided by semiconductor manufacturers and researchers. However, the recommendations are not optimal, and there are some discrepancies among them, which may confuse electrical engineers. This paper aims to develop analytical thermal resistance models for PCB vias and pads, and further to obtain the optimal design for thermal resistance minimization. First, the PCB via array is thermally modeled in terms of multiple design parameters. A systematic parametric analysis leads to an optimal trajectory for the via diameter at different PCB specifications. Then, an axisymmetric thermal resistance model is developed for PCB thermal pads where the heat conduction, convection, and radiation all exist; due to the interdependence between the conductive/radiative heat transfer coefficients and the board temperatures, an algorithm is proposed to fast obtain the board-ambient thermal resistance and to predict the semiconductor junction temperature. Finally, the proposed thermal models and design optimization algorithms are verified by computational fluid dynamics simulations and experimental measurements.

Index Terms—Printed circuit board (PCB), PCB via, thermal management, thermal pad, thermal resistance model.

NOMENCLATURE

Bi Biot number.
 h Heat transfer coefficient (W/(m²·K)).
 h_{conv} Convective heat transfer coefficient (W/(m²·K)).
 h_{radi} Radiative heat transfer coefficient (W/(m²·K)).
 k Thermal conductivity of a material (W/(m·K)).
 k_1 Lateral thermal conductivity of the copper zone (W/(m·K)).
 k_2 Lateral thermal conductivity of the FR4 zone (W/(m·K)).

Manuscript received February 28, 2019; accepted April 26, 2019. Date of publication May 5, 2019; date of current version October 18, 2019. This work was supported by the Innovation Fund Denmark through the Advanced Power Electronic Technology and Tools (APETT) project. This paper was presented in part at the 10th IEEE Energy Conversion Congress & Expo (2018), Portland, USA, and the 29th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (2018), Aalborg, Denmark. Recommended for publication by Associate Editor K. Ngo. (Corresponding authors: Teng Long and Yanfeng Shen.)

Y. Shen, H. Zhao, and T. Long are with the Department of Engineering—Electrical Engineering Division, University of Cambridge, Cambridge CB3 0FA, U.K. (e-mail: ys523@cam.ac.uk; hz352@cam.ac.uk; tl322@cam.ac.uk).

H. Wang and F. Blaabjerg are with the Center of Reliable Power Electronics, Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark (e-mail: hwa@et.aau.dk; fbl@et.aau.dk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2019.2915029

k_{Cu} Thermal conductivity of copper (W/(m·K)).
 k_{FR4} Thermal conductivity of FR4 (W/(m·K)).
 k_{filler} Thermal conductivity of via filling material (W/(m·K)).
 l Length of a via array (m).
 L_c Characteristic length of a hot plate (m).
 m_1 Number of rows of a via array in Pattern I.
 m_2 Number of rows of a via array in Pattern II.
 n_1 Number of columns of a via array in Pattern I.
 n_2 Number of columns of a via array in Pattern II.
 N_{Cu} Number of copper layers in a PCB.
 P Power loss generated by a heat source (W).
 q Heat flux (W/m²).
 r_b Radius of heat source (package) (m).
 r_s Radius of middle (copper) zone (m).
 r_e Radius of outer (FR4) zone (m).
 s Via-to-via spacing (m).
 t PCB thickness (m).
 t_{Cu} Thickness of a PCB copper layer (m).
 t_{PTH} Plating thickness of PCB vias (m).
 T_b PCB board ($r = r_b$) temperature (°C).
 T_c Case temperature of a package (chip) (°C).
 T_j Junction temperature of a chip (°C).
 T_t Top case temperature of a package (chip) (°C).
 T_a Ambient temperature (°C).
 w Width of a via array (m).
 ε Emissivity of PCB surface.
 Θ_{ba} Thermal resistance from the inner zone edge ($r = r_b$) to the ambient (°C/W).
 Θ_{barrel} Vertical thermal resistance of the copper barrel in a via unit (°C/W).
 Θ_{cb} Thermal resistance from the case to the PCB ($r = r_b$) (°C/W).
 Θ_{unit} Vertical thermal resistance of a via unit (°C/W).
 Θ_{Cu} Vertical thermal resistance of the copper layers in a via unit (°C/W).
 Θ_{filler} Vertical thermal resistance of the filler in a via unit (°C/W).
 Θ_{FR4} Vertical thermal resistance of the FR4 layers in a via unit (°C/W).
 Θ_{jc} Thermal resistance from the junction to the case (°C/W).
 Θ_{jt} Thermal resistance from the junction to the top case (°C/W).
 $\Theta_{r,ij}$ Radial thermal resistance between outer zone via layers (°C/W).

Θ_{sa}	Thermal resistance from the copper zone edge ($r = r_s$) to the ambient ($^{\circ}\text{C}/\text{W}$).
Θ_{ta}	Thermal resistance from the top case of the chip to the ambient ($^{\circ}\text{C}/\text{W}$).
Θ_{via}	Vertical thermal resistance of a via array ($^{\circ}\text{C}/\text{W}$).
$\Theta_{\text{via},n}$	Normalized vertical thermal resistance of a via array.
$\Theta_{v,ij}$	Vertical thermal resistance between copper layers of outer zone vias ($^{\circ}\text{C}/\text{W}$).
λ	Convective heat transfer parameter depending on PCB geometry and orientation.
σ	Stefan–Boltzmann constant $\sigma = 5.670367 \times 10^{-8}$ ($\text{W} \cdot \text{m}^{-2} \cdot \text{K}^{-4}$).
τ	Time (s).
ϕ	Via diameter (m).
ϕ_{opt}	Optimal via diameter (m).
ψ_{ea}	Equivalent thermal resistance from the FR4 zone edge ($r = r_e$) to the ambient ($^{\circ}\text{C}/\text{W}$).
ψ_{sa}	Equivalent thermal resistance from the copper zone edge ($r = r_s$) to the ambient ($^{\circ}\text{C}/\text{W}$).
ψ_{ta}	Equivalent thermal resistance from the top case of a package to the ambient ($^{\circ}\text{C}/\text{W}$).

I. INTRODUCTION

THE volume of modern power semiconductor devices (e.g., GaN transistors) is continually shrinking in order to achieve higher power densities, lower parasitic inductances, and lower power losses [1]–[3]. However, thermal management has been identified as the main barrier for further power density increase [4]. The heat generated inside the miniaturized semiconductors must be effectively dissipated to the ambient; otherwise, the high junction and board temperatures may cause serious reliability issues to the semiconductor, solder, thermal grease, and printed circuit board (PCB) [5]–[8]. In addition, suitable heat dissipation measures should be considered as early as in the design and development phase, because subsequent modifications are generally more costly and involve increased engineering effort [9], [10].

In medium-power applications, the surface-mounted devices (SMDs) are normally cooled by a heatsink attached to the PCB, where the thermal via array provides an effective thermal path for the heat transfer [11]–[13]. In low-power scenarios, a PCB copper pad is typically used for heat spreading, and the SMD can be cooled by natural convection [14]. Many reference thermal designs can be found from device manufacturers' websites [14]–[18]. However, several problems remain.

- 1) The thermal design guidelines recommended by manufacturers are not optimal, and they are applicable for specific packages only [15], [16].
- 2) Inconsistent guidelines, for instance, the thermal via diameter should be designed as large to reduce the thermal resistance according to [16]; however, authors in [15], [17], and [18] recommend smaller via diameters and adopt different via pitches.

Although the computational fluid dynamics (CFD) simulations feature high accuracy, the model generation time and computational cost could be fairly high [14]. Moreover, CFD

simulators are expensive and they are not always available for electrical engineers. Therefore, it is necessary to develop analytical models which enable fast and accurate design optimization for thermal vias and pads.

In the literature, many efforts have been devoted to the optimization of PCB thermal vias. The research in [19]–[21] is based on either experimental results or CFD simulations; thus, not all design scenarios are explored, but only some general design guidelines are provided for specific applications. Analytical thermal models of vias are built in [11], [22]–[25]; unfortunately, only partial parameters are analyzed, and no optimal via design is derived.

For the PCB heat transfer characteristics, the heat conduction, convection, and radiation all exist, which makes the thermal analysis complicated. Texas Instruments have developed an online PCB thermal calculation tool based on CFD thermal resistance data of different package sizes and pad dimensions [26]. However, some important factors (e.g., the PCB thickness, number of copper layers, and copper thickness) are not taken into account, and also the online tool does not support design optimization. In addition to the CFD simulations, some other numerical calculation methods are developed [27], [28]. The study in [28] deals with a substrate for a ball grid array package, where a belt of densely populated vias and two continuous copper layers are placed; however, the model is complicated and no CFD or experimental verifications are provided. For electrical engineers, it is more desirable to have an analytical thermal model such that the temperatures of devices with different designs and cooling methods can be fast predicted [29], [30]. In [14] and [31], an analytical thermal resistance model is developed for PCB thermal pads; however, the heat transfer boundary and the convective heat transfer coefficient variation over the temperature difference are not included, causing potential errors between calculations and measurements.

This paper proposes two new analytical thermal models for PCB vias and thermal pads, respectively. For the thermal model of PCB vias, a systematic parametric analysis is first conducted, which leads to a simplified thermal resistance model. An optimal design trajectory is then obtained for PCB vias with different specifications. After that, an analytical axisymmetric thermal resistance model is proposed for PCB thermal pads. Taking into account the interdependence between the convection/radiative heat transfer coefficients and board temperatures, a simple algorithm is developed to size thermal pads at different PCB parameters, power losses, ambient temperatures, and allowed maximum junction temperatures. Finally, CFD simulations and experimental measurements verify the developed analytical thermal models. The proposed models enable electrical engineers to optimize their PCB via design and thermal pad sizing at lower cost and less time effort.

II. THERMAL MODELING AND DESIGN OPTIMIZATION OF PCB VIAS

A. Thermal Modeling of PCB Vias

A cluster of PCB plated through holes (PTHs), i.e., vias, can provide an effective thermal path, which helps to transfer heat




Fig. 1. Structure and layout of a PCB via array. (a) Vertical structure of a multilayer PCB with vias. Top view of a via array in (b) Pattern I and (c) Pattern II.

from an SMD (chip) to a heatsink. The vertical structure of a multilayer PCB with vias is shown in Fig. 1(a). The via diameter, via-to-via spacing, and via plating thickness are denoted as ϕ , s , and t_{PTH} , respectively. The number of copper layers and the copper layer thickness are represented by N_{Cu} and t_{Cu} , respectively.

For the layout of vias, there are various uniform and non-uniform design options. For the sake of simplicity, this paper focuses on two simple uniform patterns, denoted as *Pattern I*

and *Pattern II*, as illustrated in Fig. 1(b) and (c), respectively. However, the derived method can be applied to other vias layout with minor modifications. The length, width, and thickness of the PCB via array are denoted as l , w , and t , respectively. Normally, the PCB thickness is much smaller than its length and width. Also, the attached heatsink has a large heat dissipation capability. Therefore, it is assumed that the heat generated inside the SMD is transferred in the vertical direction only. Accordingly, the PCB via array in each pattern can be divided into multiple via units, as indicated by the dashed box in Fig. 1. It is seen from the horizontal cross sections of the via array that the basic via unit in *Pattern I* is a square of $(\phi + s) \times (\phi + s)$, whereas that in *Pattern II* is rectangular with $[\sqrt{3}(\phi + s)/2] \times (\phi + s)$. If the PCB via array size (l and w) and via parameters (ϕ and s) are fixed, and the array parameters (l and w) are much larger than the via unit parameters (ϕ and s), then the numbers of vias that *Patterns I* and *II* can accommodate are calculated as

$$\begin{cases} m_1 \times n_1 = \text{floor}[l/(\phi + s)] \times \text{floor}[w/(\phi + s)] \\ \quad \approx lw/[(\phi + s)^2], & \text{Pattern I} \\ m_2 \times n_2 = \text{floor}[l/(\phi + s)] \times \text{floor}\{2w/[\sqrt{3}(\phi + s)]\} \\ \quad \approx 2lw/[\sqrt{3}(\phi + s)^2], & \text{Pattern II.} \end{cases} \quad (1)$$

It is seen from (1) that *Pattern II* can accommodate approximately $2/\sqrt{3} - 1 = 15.5\%$ more vias than *Pattern I*.

As can be seen from Fig. 1, there are three vertical thermal paths for each via unit, i.e., the via filler, the via barrel, and the copper and flame retardant 4 (FR4) layers, whose vertical thermal resistances are represented by Θ_{barrel} , Θ_{filler} , and $\Theta_{Cu} + \Theta_{FR4}$, respectively, as follows:

$$\begin{aligned} \Theta_{\text{filler}} &= \frac{t}{k_{\text{filler}}\pi(\phi/2 - t_{PTH})^2}, \\ \Theta_{\text{barrel}} &= \frac{t}{k_{Cu}\pi t_{PTH}(\phi - t_{PTH})}, \\ \Theta_{Cu} + \Theta_{FR4} &= \left(\frac{N_{Cu}t_{Cu}}{k_{Cu}} + \frac{t - N_{Cu}t_{Cu}}{k_{FR4}} \right) \\ &\times \begin{cases} \frac{1}{(\phi + s)^2 - \pi\phi^2/4}, & \text{Pattern I} \\ \frac{1}{\sqrt{3}(\phi + s)^2/2 - \pi\phi^2/4}, & \text{Pattern II} \end{cases} \end{aligned} \quad (2)$$

$$\Theta_{\text{unit}} = \Theta_{\text{filler}} || \Theta_{\text{barrel}} || (\Theta_{Cu} + \Theta_{FR4})$$

$$\Rightarrow \begin{cases} \Theta_{\text{unit},I} = \frac{1}{\frac{k_{\text{filler}}\pi(\phi/2 - t_{PTH})^2}{t} + \frac{k_{Cu}\pi t_{PTH}(\phi - t_{PTH})}{t} + \frac{(\phi + s)^2 - \pi\phi^2/4}{N_{Cu}t_{Cu}/k_{Cu} + (t - N_{Cu}t_{Cu})/k_{FR4}}}, & \text{Pattern I} \\ \Theta_{\text{unit},II} = \frac{1}{\frac{k_{\text{filler}}\pi(\phi/2 - t_{PTH})^2}{t} + \frac{k_{Cu}\pi t_{PTH}(\phi - t_{PTH})}{t} + \frac{\sqrt{3}(\phi + s)^2/2 - \pi\phi^2/4}{N_{Cu}t_{Cu}/k_{Cu} + (t - N_{Cu}t_{Cu})/k_{FR4}}}, & \text{Pattern II} \end{cases} \quad (3)$$

TABLE I
THERMAL CONDUCTIVITIES OF MATERIALS AT 25 °C [33]–[36]

Material	Copper	SnAgCu solder	FR4		Air at atmospheric pressure
			Through-plan	In-plane	
Thermal conductivity	393	57.3	0.29	0.81	0.026
	W/(m·K)	W/(m·K)	W/(m·K)	W/(m·K)	W/(m·K)

where k_{filler} , k_{Cu} , and k_{FR4} represent the thermal conductivities of via filling material, copper, and FR4, respectively. Thus, the vertical thermal resistance of a via unit can be calculated as eq. (3) shown at the bottom of previous page.

From the perspective of vertical heat transfer, the via units are equivalently connected in parallel, and therefore the total vertical thermal resistances of a via array of $l \times w \times t$ can be obtained as

$$\Theta_{\text{via}} = \begin{cases} \frac{\Theta_{\text{unit},I}}{m_1 \times n_1}, & \text{Pattern I} \\ \frac{\Theta_{\text{unit},II}}{m_2 \times n_2}, & \text{Pattern II.} \end{cases} \quad (4)$$

To simplify the following theoretical analysis, the thermal resistance of a via array is normalized based on the thermal resistance of an FR4 pad with the same size ($l \times w \times t$), yielding (5), shown at the bottom of the page.

B. Parametric Analysis and Design Optimization of PCB Vias

Since multiple design variables are included in the thermal resistance model, it is difficult to directly apply (5) in practical design optimization. Hence, it is necessary to conduct a parametric analysis on (5) shown at the bottom of this page.

The thermal conductivity of a material is a measure of its ability to conduct heat. It is evaluated primarily in terms of the Fourier's law for heat conduction. The general equation for thermal conductivity is [32] $k = -q/\nabla T$, where q is the heat flux (W/m^2) and ∇T represents the temperature gradient (K/m). The thermal conductivities of the materials used in this paper are listed in Table I. The standard IPC-6012 specifies a minimum copper plating thickness of 20 μm for Class 1 PCBs, and 25 μm is a standard via plating thickness [37]. Thus, $t_{\text{PTH}} = 25 \mu\text{m}$ is used in the following analysis.

1) *Via-to-Via Spacing s* : Based on (5), the curves of the normalized via thermal resistance with respect to the via-to-via spacing s can be depicted for different filler materials, PCB thicknesses, and via diameters, as shown in Fig. 2. It is seen that the normalized via thermal resistance $\Theta_{\text{via},n}$ always rises when the via-to-via spacing s increases, regardless of the PCB thickness, via filling material and via diameter. Therefore, s should




Fig. 2. Dependence of the normalized thermal resistance of via array in Pattern I on the via-to-via spacing s with two via filling materials. (a) Air with a thermal conductivity of 0.026 $\text{W}/(\text{m}\cdot\text{K})$. (b) Solder with a thermal conductivity of 57.3 $\text{W}/(\text{m}\cdot\text{K})$.

be designed as small as possible in order to reduce the thermal resistance of PCB via array. In practice, however, the allowed minimum via-to-via spacing depends on PCB manufacturing capability and is cost sensitive. Generally, 8 mil (0.2 mm) is a commonly specified minimum via-to-via spacing by most PCB manufacturers, and therefore, $s = 0.2 \text{ mm}$ is used in the following analysis and experiments.

2) *Number of Layers N_{Cu} , PCB Thickness t , and Copper Layer Thickness t_{Cu}* : The dependence of the normalized thermal resistance of a PCB via array, $\Theta_{\text{via},n}$, on the number of copper layers N_{Cu} , copper thickness t_{Cu} , and PCB thickness t is shown in Fig. 3. As can be seen, the parameters N_{Cu} , t_{Cu} and t have a negligible impact on the normalized thermal resistance, implying that the copper and FR4 layers have a much higher thermal resistance compared to the vias. Thus, the heat is mainly transferred through the vias, and (5) can be

$$\Theta_{\text{via},n} = \frac{\Theta_{\text{via}}}{\frac{t}{k_{\text{FR4}} l w}} = \begin{cases} \frac{4(s+\phi)^2 k_{\text{FR4}}}{\underbrace{\pi k_{\text{filler}}(\phi - 2t_{\text{PTH}})^2}_{\text{filler}} + \underbrace{4\pi k_{\text{Cu}} t_{\text{PTH}}(\phi - t_{\text{PTH}})}_{\text{barrel}} + \underbrace{\frac{t[4s^2 + 8s\phi + (4-\pi)\phi^2]}{N_{\text{Cu}} t_{\text{Cu}}/k_{\text{Cu}} + (t - N_{\text{Cu}} t_{\text{Cu}})/k_{\text{FR4}}}}_{\text{copper and FR4 layers}}}, & \text{Pattern I} \\ \frac{2\sqrt{3}(s+\phi)^2 k_{\text{FR4}}}{\underbrace{\pi k_{\text{filler}}(\phi - 2t_{\text{PTH}})^2}_{\text{filler}} + \underbrace{4\pi k_{\text{Cu}} t_{\text{PTH}}(\phi - t_{\text{PTH}})}_{\text{barrel}} + \underbrace{\frac{t[2\sqrt{3}(s+\phi)^2 - \pi\phi^2]}{N_{\text{Cu}} t_{\text{Cu}}/k_{\text{Cu}} + (t - N_{\text{Cu}} t_{\text{Cu}})/k_{\text{FR4}}}}_{\text{copper and FR4 layers}}}, & \text{Pattern II} \end{cases} \quad (5)$$




Fig. 3. Dependence of the normalized thermal resistance of via array in Pattern I on the number of copper layers N_{Cu} , copper thickness t_{Cu} , and PCB thickness t with different via filling materials. (a) Air with thermal conductivity $k_{filler} = 0.026 \text{ W/(m}\cdot\text{K)}$ and PCB thickness $t = 0.6 \text{ mm}$. (b) Air with thermal conductivity $k_{filler} = 0.026 \text{ W/(m}\cdot\text{K)}$, PCB thickness $t = 1.0 \text{ mm}$. (c) Air with thermal conductivity $k_{filler} = 0.026 \text{ W/(m}\cdot\text{K)}$, PCB thickness $t = 1.6 \text{ mm}$. (d) Solder with thermal conductivity $k_{filler} = 57.3 \text{ W/(m}\cdot\text{K)}$, PCB thickness $t = 0.6 \text{ mm}$. (e) Solder with thermal conductivity $k_{filler} = 57.3 \text{ W/(m}\cdot\text{K)}$, PCB thickness $t = 1.0 \text{ mm}$. (f) Solder with thermal conductivity $k_{filler} = 57.3 \text{ W/(m}\cdot\text{K)}$, PCB thickness $t = 1.6 \text{ mm}$.

simplified as

$$\Theta_{via,n} \approx \begin{cases} \frac{4(s+\phi)^2 k_{FR4}}{4\pi k_{Cu} t_{PTH}(\phi - t_{PTH}) + \pi k_{filler}(\phi - 2t_{PTH})^2}, \text{ Pattern I} \\ \frac{2\sqrt{3}(s+\phi)^2 k_{FR4}}{4\pi k_{Cu} t_{PTH}(\phi - t_{PTH}) + \pi k_{filler}(\phi - 2t_{PTH})^2}, \text{ Pattern II.} \end{cases} \quad (6)$$

With the same area for the via array, the thermal resistance of *Pattern II* is about $\sqrt{3}/2 = 86.6\%$ of that in *Pattern I*. From (6), we can also obtain the optimal via diameter for both patterns, which can achieve the minimum thermal resistance, i.e.,

$$\phi_{opt} = \frac{2t_{PTH}(s + 2t_{PTH})(k_{Cu} - k_{filler})}{2t_{PTH}(k_{Cu} - k_{filler}) - k_{filler}s}, \text{ Patterns I and II.} \quad (7)$$

According to (7), the optimal trajectory of the via diameter ϕ with respect to the filler thermal conductivity can be depicted, as shown in Fig. 4(a). Then, the dependence of the normalized thermal resistance on the via diameter ϕ and the filler material is illustrated in Fig. 4(b) and (c). For each filler material, there is an optimal via diameter which can achieve the minimum thermal resistance; the minima trajectories are also depicted in Fig. 4. When the vias are not filled, the optimal via diameter is about 0.25 mm; if $\phi = 0.8 \text{ mm}$ is chosen, then there will be a 44% increase in the thermal resistance. When the vias are filled up

with SnAgCu solder ($k_{filler} = 57.3 \text{ W/mK}$), the optimal via diameter is about 0.8 mm; if $\phi = 0.2 \text{ mm}$ is chosen, then there will be a 23% increase in the thermal resistance.

The study in [16] uses SnAgCu solder as the filler material of vias, and therefore recommends large via diameters. By contrast, the authors of [15], [17], and [18] recommend smaller via diameters (0.3, 0.2, and 0.33 mm, respectively) for unfilled vias. Also, the via-to-via spacing values in [15], [17], and [18] are designed as 0.34, 1, and 0.34 mm, respectively. Compared with the recommended designs in [15], [17], and [18], the thermal resistance of a via array with the proposed optimal trajectories (see Fig. 4) is expected to be reduced by 47%, 89.5%, and 46.4%, respectively.

C. Modeling of Outer Zone Vias

In some cases, the heatsink is larger than the chip, and thus the outer zone vias can be added around the inner via array to further decrease the equivalent thermal resistance between the case and the heatsink, as shown in Fig. 5. For the sake of simplicity, only via Pattern I is considered herein. The PCB vias can be divided into two zones, i.e., the inner zone via array directly beneath the chip, and the outer zone vias around the inner zone via array, as illustrated in Fig. 5(a) and (b).




Fig. 4. (a) Optimal trajectories of via diameter ϕ and via-to-via spacing s with respect to the filler thermal conductivity. Dependence of the normalized thermal resistance of via array on the diameter ϕ at different PCB thicknesses and filler thermal conductivities for (b) Pattern I and (c) Pattern II.

1) *Lumped Thermal Resistance Model*: Since there is a uniform heat source on the inner via array, and a powerful heatsink beneath the PCB, the radial direction heat transfer of the inner zone via array is not pronounced compared with the vertical direction. Therefore, only the vertical thermal resistance is considered for the inner zone via array, and it is divided into $N_{Cu} - 1$ parts which represent the thermal resistances between the N_{Cu} copper layers. As for the outer zone vias, the radial and vertical heat transfers are equally pronounced. Hence, both the distributed radial and vertical thermal resistances are taken into account, as shown in Fig. 5(a).

It is assumed that the lateral boundary of the inner zone via array is isothermal. Also, multilayer outer zone vias are evenly placed around the inner zone via array, as shown in Fig. 5(b). It implies that each layer (in the radial direction) of the outer zone vias can be also regarded isothermal, as indicated by the red lines in Fig. 5(b). Then, the distributed outer radial and vertical thermal resistances can be lumped together, yielding an equivalent thermal resistance network, as shown in Fig. 5(c).

By applying the similar principle as in Section II-A, the lumped outer zone radial and vertical thermal resistances, i.e., $\Theta_{r,ij}$ and $\Theta_{v,ij}$, can be obtained as

$$\begin{cases} \Theta_{r,ij} = \frac{\phi + s}{k_{Cu} t_{Cu} [2(l+w) + 4(2j-1)(\phi + s)]} \\ \Theta_{v,ij} = \frac{4(t_{Cu} + t_{FR4}) \left(\frac{2(l+w)}{\phi + s} + 4(2j-1) \right)^{-1}}{\pi (k_{filler}(\phi - 2t_{PTH})^2 + 4k_{Cu} t_{PTH}(\phi - t_{PTH}))} \end{cases} \quad (8)$$

where i represents the copper layer order, and j denotes the outer via layer order.

Meanwhile, it is observed from (8) that both the radial and vertical outer zone thermal resistances are functions of j , implying the two types of thermal resistances vary with respect to the outer via layer order. Therefore, the thermal resistances of the network shown in Fig. 5(c) are not identical with each other.

2) *Derivation of Equivalent Thermal Resistance*: The equivalent thermal resistance of the complicated network shown in Fig. 5(c) can be derived by performing analog circuit simulations with given radial and vertical thermal resistance values as

(8). However, there are multiple design variables (e.g., ϕ , s , j) and system parameters (l , w , t_{Cu} , k_{filler} , t_{PTH} , N_{Cu} , t), which implies that the method of circuit simulation does not support systematical parametric analysis. Hence, a simplification method consisting of multiple steps of network transformations is proposed to derive the equivalent thermal resistance of Fig. 5(c), as illustrated in Fig. 6. Apart from the basic series and Δ - Y transformations, a new transformation termed as *cross transformation* is introduced in this paper, as shown in Fig. 7. The cross transformation can be decoupled into a Δ - Y transformation and a Y - Δ transformation. As shown in Fig. 7, the resulting resistances after a cross transformation can be expressed by

$$\begin{cases} \Theta'_{r,ij} = \frac{\Theta_{r,ij} \Theta_{c,ij}}{\Theta_{r,ij} + \Theta_{v,ij} + \Theta_{c,ij}}, \\ \Theta'_{v,ij} = \frac{\Theta_{v,ij} \Theta_{c,ij}}{\Theta_{r,ij} + \Theta_{v,ij} + \Theta_{c,ij}} \\ \Theta'_{r,i(j-1)} = \Theta_{r,i(j-1)} + \Theta_o (1 + \Theta_{r,i(j-1)} / \Theta_{v,(i-1)j}) \\ \Theta'_{v,(i-1)j} = \Theta_{v,(i-1)j} + \Theta_o (1 + \Theta_{v,(i-1)j} / \Theta_{r,i(j-1)}) \\ \Theta_{c,(i-1)(j-1)} = \Theta_{v,(i-1)j} \\ \quad + \Theta_{r,i(j-1)} (1 + \Theta_{v,(i-1)j} / \Theta_o) \end{cases} \quad (9)$$

where $\Theta_o = \Theta_{v,ij} \Theta_{r,ij} / (\Theta_{r,ij} + \Theta_{v,ij} + \Theta_{c,ij})$.

Multiple transformations of a thermal resistance grid network give rise to lengthy and unwieldy expressions. Therefore, a simple algorithm is developed in MATLAB to obtain the final equivalent thermal resistance of the complicated network [see Fig. 5(c)] with any values.

3) *Parametric Analysis*: Based on the proposed thermal resistance model for outer zone vias, the dependence of the ultimate thermal resistance of PCB vias on multiple design variables and parameter is plotted in Fig. 8. If the maximum outer via layer number equals 0, then it means that there are only inner zone vias. It is seen from Fig. 8 that the thermal resistance decreases with the increase of the outer via layer number. However, the thermal resistance reduction becomes insignificant when the outer via layer number exceeds a certain range, e.g., [2]–[4]. It is also observed that the thermal resistance is always inversely




Fig. 5. Thermal resistances of outer zone vias. (a) Vertical structure of a multilayer PCB with both inner and outer zone vias and a large heatsink. (b) Top view of inner and outer zone vias. The red lines represent the isothermal lines, and the distributed outer zone radial thermal resistances are lumped together. (c) Equivalent thermal resistance network of the PCB with both inner and outer zone vias.

proportional to the via-to-via spacing s ; thus, s should be designed possibly small. According to Fig. 8(b), one can conclude that the filler material and via diameter affect the thermal resistance as well. In the case of air filling, the optimal diameter is 0.25 mm. In the case of solder as filler material, the via diameter should be designed larger to decrease the thermal resistance.

III. THERMAL MODELING AND SIZING OF PCB PADS

For the natural convection in the air, the flow remains laminar when the temperature difference involved is less than 100 °C and




Fig. 6. Simplification of a three-terminal thermal resistance grid network. Each thick solid line represents a resistor. The terms “Series,” “ Δ -Y,” and “Cross” represent the series transformation, Δ -Y transformation, and cross transformation of resistor networks, respectively.




Fig. 7. Schematic diagram of the cross transformation of a four-terminal resistor network unit. The cross transformation can be decoupled into a Δ -Y transformation and a Y- Δ transformation. $\Theta_{r,i(j-1)}$, $\Theta_{r,ij}$, $\Theta_{v,(i-1)j}$, $\Theta_{v,ij}$, and $\Theta_{c,ij}$ represent the original thermal resistance, whereas $\Theta'_{r,i(j-1)}$, $\Theta'_{r,ij}$, $\Theta'_{v,(i-1)j}$, $\Theta'_{v,ij}$, and $\Theta_{c,(i-1)(j-1)}$ denote the corresponding thermal resistances after the cross transformation.

the characteristic length of the body is less than 0.5 m [38], which is almost always the case in electronic systems. Therefore, the airflow in the following analysis is assumed to be laminar. The natural convection heat transfer coefficient for laminar flow of air at atmospheric pressure, h_{conv} , and the radiation heat transfer coefficient h_{radi} are [38]

$$\begin{cases} h_{\text{conv}} = \lambda[(T_x - T_a)/L_c]^{0.25} \\ h_{\text{radi}} = \varepsilon\sigma[(T_x + 273)^2 + (T_a + 273)^2] \\ \quad \times [(T_x + 273) + (T_a + 273)] \\ h = h_{\text{conv}} + h_{\text{radi}} \end{cases} \quad (10)$$

where T_x is the PCB surface temperature, T_a is the ambient temperature, and h is the total heat transfer coefficient. The PCB mask is an epoxy-based lacquer, which is an organic material and has a high emissivity of about 0.9 [39].

A. Model Simplification

Fig. 9(a) shows the vertical cut plane of a multilayer PCB with a chip soldered. As can be seen, multiple vias are normally used to provide an efficient thermal propagation path from the chip to the PCB. Then, the heat spreads radially inside the PCB which is further vertically cooled by convection. For the heat transferred inside the PCB, it is obvious that the source originates from the center area.




Fig. 8. Characteristics of thermal resistance of PCB vias with respect to the maximum layer number j of outer zone vias at different parameters. The PCB length $l = 5.6$ mm, width $w = 5.6$ mm, thickness $t = 1.6$ mm, and the number of copper layers $N_{Cu} = 4$. (a) Fixed parameters: via diameter $\phi = 0.25$ mm, and filler material is air; variables: copper layer thickness t_{Cu} , via-to-via spacing s , and the maximum outer layer number j . (b) Fixed parameters: $t_{Cu} = 70$ μm , $s = 0.2$ mm; variables: filler material, via diameter ϕ , and the maximum outer layer number j .

In addition to the heat source, there are two heat transfer zones, i.e., the middle zone (copper zone) within $[r_b, r_s]$ and the outer zone (FR4 zone) within $[r_s, r_e]$. For the radial heat conduction, the equivalent thermal conductivities in the two zones can be calculated by [25]

$$\begin{cases} k_1 = k_{Cu}N_{Cu}t_{Cu}/t + k_{FR4}(1 - N_{Cu}t_{Cu}/t) \\ k_2 = k_{FR4}. \end{cases} \quad (11)$$

If the convective resistance is much larger than the conductive resistance, then the temperature drop over the thickness of a pad is negligible [40]. Thus, the pad can be considered thin, and heat conduction occurs in the radial direction. This assumption holds true when the *Biot number* Bi is small, i.e., [41]

$$Bi = \frac{ht}{k} < 0.1. \quad (12)$$

Substituting (11) into (12) yields

$$N_{Cu}t_{Cu} > \frac{t(10ht - k_{FR4})}{k_{Cu} - k_{FR4}}. \quad (13)$$

Based on (13), the lower boundary of $N_{Cu}t_{Cu}$ with respect to the PCB thickness is depicted at different heat transfer coefficients. With the natural convection, the heat transfer coefficient is normally smaller than 16 $\text{W}/(\text{m}^2 \cdot \text{K})$ [42].




Fig. 9. Simplified PCB model. (a) Vertical cut plane of a multilayer PCB. (b) Heat transfer in a circular PCB: heat conduction in the radial direction, convection and radiation in the axial direction.




Fig. 10. Lower boundaries of $N_{Cu}t_{Cu}$ at different PCB thicknesses and heat transfer coefficients in order to satisfy $Bi < 0.1$.

When the PCB is composed of FR4 only (i.e., $N_{Cu}t_{Cu} = 0$), its in-plane thermal conductivity reaches the minimum k_{FR4} . In order to satisfy $Bi < 0.1$, the maximum PCB thickness is 2.2 mm when $h = 16$ $\text{W}/(\text{m}^2 \cdot \text{K})$. As the decrease of h , the allowed maximum PCB thickness increases.

In most cases, there is at least one-layer 0.5-oz copper in a PCB, yielding a total copper thickness of $N_{Cu}t_{Cu} = 17.5$ μm . As can be seen from Fig. 10, the lower boundary of $N_{Cu}t_{Cu}$ is far below 17.5 μm even when the PCB thickness reaches 5 mm. Hence, PCBs can be considered thin, and the temperature drop over their thicknesses can be neglected.

Actual semiconductor chips and PCBs are typically rectangular. Due to the phenomena of radial heat conduction and vertical heat convection in the PCB thermal system shown in Fig. 9(a), it is much easier to analyze the thermal resistance in the cylindrical coordinates. Hence, the rectangular heat source and PCB pad are transformed to axisymmetric circular ones based on ensuring that the total area remains the same, as shown in Fig. 9(b). An axisymmetric heat source (package) is located at the inner radius, and the outer edge is assumed to be isothermal.

B. Heat Transfer in a Circular PCB

The general three-dimensional heat-conduction equation in cylindrical coordinates is [43]

$$\frac{\partial^2 T}{\partial r^2} + \frac{1}{r} \frac{\partial T}{\partial r} + \frac{1}{r^2} \frac{\partial^2 T}{\partial \theta^2} + \frac{\partial^2 T}{\partial z^2} + \frac{\dot{P}}{k} = \frac{k}{\rho c} \frac{\partial T}{\partial \tau} \quad (14)$$

where r , θ , and z denote the radial, azimuthal, and vertical coordinates, respectively, T represents the temperature, τ denotes time, \dot{P} denotes the power generated per unit volume, k represent the thermal conductivity of a material, ρ is the density, and c is the specific heat.

As discussed in Section III-A, PCB pads can be regarded thin due to the negligible temperature drop over the vertical direction. Assume that the thermal pad is of central symmetry, and thus, the heat transfer in the azimuthal direction can be neglected as well. When the steady state of the thermal system is reached, the temperature does not change with time τ , and thus, (14) can be simplified as

$$\frac{d^2 T}{dr^2} + \frac{1}{r} \frac{dT}{dr} + \frac{\dot{P}}{k} = 0. \quad (15)$$

The PCB is cooled by means of natural convection and radiation. Based on Newton's law, we have

$$P = -hA_z(T - T_a) \quad (16)$$

where the temperature-dependent parameter h represents the sum of convective and radiative heat transfer coefficients, and A_z denotes the PCB cooling area.

Substituting (16) into (15) yields

$$\frac{d^2 T}{dr^2} + \frac{1}{r} \frac{dT}{dr} - \frac{h}{kt}(T - T_a) = 0 \quad (17)$$

where t denotes the PCB thickness.

According to Fourier's law, the transferred power can be expressed by

$$P = -kA_r \frac{dT}{dr} = -2k\pi r t \frac{dT}{dr} \quad (18)$$

where A_r is the PCB area in the radial direction when the radius equals r .

The general solutions of (17) and (18) can be obtained as

$$\begin{cases} \Delta T = aI_0(z) + bK_0(z) \\ P = -2\pi ktz[aI_1(z) + bK_1(z)] \end{cases} \quad (19)$$

where $\Delta T = T - T_a$, $z = r\sqrt{h/(kt)}$, I_0 is the modified Bessel function of the first kind and order 0, I_1 is the modified Bessel function of the first kind and order 1, K_0 is the modified Bessel function of the second kind and order 0, K_1 is the modified Bessel function of the second kind and order 1, and a and b are arbitrary constants. Eliminating a and b , and applying the two-port theory yield

$$\begin{bmatrix} \Delta T_i \\ P_i \end{bmatrix} = \mathbf{T}_{ij} \begin{bmatrix} \Delta T_j \\ P_j \end{bmatrix} = \begin{bmatrix} A_{ij} & B_{ij} \\ C_{ij} & D_{ij} \end{bmatrix} \begin{bmatrix} \Delta T_j \\ P_j \end{bmatrix} \quad (20)$$

where the subscripts i and j represent the sending and receiving ports at any locations, \mathbf{T}_{ij} is the transmission matrix,

$$z_i = r_i\sqrt{h/(kt)}, A_{ij} = z_j[I_1(z_j)K_0(z_i) + I_0(z_i)K_1(z_j)],$$

$$z_j = r_j\sqrt{h/(kt)}, B_{ij} = [I_0(z_j)K_0(z_i) - I_0(z_i)K_0(z_j)]/(2\pi kt),$$

$$C_{ij} = 2\pi ktz_i z_j [I_1(z_j)K_1(z_i) - I_1(z_i)K_1(z_j)], \text{ and}$$

$$D_{ij} = z_i[I_0(z_j)K_1(z_i) + I_1(z_i)K_0(z_j)].$$

The heat transfer from r_s to r_e (including radial conduction and axial convection and radiation) can be illustrated with a two-port system, i.e., the temperature potential ΔT_s and heat flow P_s can be obtained as (20). Assume that the outer edge of $r = r_e$ is adiabatic in the horizontal direction, i.e., $P_e = 0$, then the thermal resistance from r_s to the ambient, Θ_{sa} , can be derived as

$$\begin{bmatrix} \Delta T_s \\ P_s \end{bmatrix} = \mathbf{T}_{se} \begin{bmatrix} \Delta T_e \\ 0 \end{bmatrix} = \begin{bmatrix} A_{se} & B_{se} \\ C_{se} & D_{se} \end{bmatrix} \begin{bmatrix} \Delta T_e \\ 0 \end{bmatrix} \quad (21)$$

$$\Theta_{sa} = \frac{\Delta T_s}{P_s} = \frac{A_{se}}{C_{se}}. \quad (22)$$

As for the two-port system from r_b to r_s , we have

$$\begin{aligned} \begin{bmatrix} \Delta T_b \\ P_b \end{bmatrix} &= \mathbf{T}_{bs} \begin{bmatrix} \Delta T_s \\ P_s \end{bmatrix} = \begin{bmatrix} A_{bs} & B_{bs} \\ C_{bs} & D_{bs} \end{bmatrix} \begin{bmatrix} \Delta T_s \\ P_s \end{bmatrix} = \mathbf{T}_{bs} \mathbf{T}_{se} \begin{bmatrix} \Delta T_e \\ 0 \end{bmatrix} \\ &= \begin{bmatrix} A_{bs}A_{se} + B_{bs}C_{se} & A_{bs}B_{se} + B_{bs}D_{se} \\ C_{bs}A_{se} + D_{bs}C_{se} & C_{bs}B_{se} + D_{bs}D_{se} \end{bmatrix} \begin{bmatrix} \Delta T_e \\ 0 \end{bmatrix}. \end{aligned} \quad (23)$$

Then, the thermal resistance from r_b to the ambient, and the temperature at r_b can be obtained

$$\Theta_{ba} = \frac{\Delta T_b}{P_b} = \frac{A_{bs}A_{se} + B_{bs}C_{se}}{C_{bs}A_{se} + D_{bs}C_{se}} \quad (24)$$

$$T_b = T_a + P_b \Theta_{ba} \quad (25)$$

where P_b represents the power injected to the board.

Manipulating (21) and (23) yields the equivalent thermal resistance from r_s to the ambient and the thermal resistance from r_e to the ambient when an axisymmetric heat source is located at r_b

$$\psi_{sa} = \frac{\Delta T_s}{P_b} = \frac{A_{se}}{C_{bs}A_{se} + D_{bs}C_{se}} \Rightarrow T_s = T_a + P_b \psi_{sa} \quad (26)$$

$$\psi_{ea} = \frac{\Delta T_e}{P_b} = \frac{1}{C_{bs}A_{se} + D_{bs}C_{se}} \Rightarrow T_e = T_a + P_b \psi_{ea}. \quad (27)$$

It should be noted that ψ_{sa} and ψ_{ea} are defined similarly to the thermal metric ψ_{JT} adopted by the industry (JEDEC Standard: JESD51-2 [44]). They are not true thermal resistances but can be used to calculate the temperatures at r_s and r_e .

The analysis above is carried out by assuming that the heat source, copper pad, and PCB are circular. The equivalent radius of a rectangular pad can be approximated by $r_x = \sqrt{a_x b_x / \pi}$ where a_x and b_x are the rectangular side lengths, and the subscript "x" denotes "b," "s," and "e."




Fig. 11. (a) Curves of the thermal resistance Θ_{sa} with respect to r_s and r_e . (b) Heat transfer boundary r_e versus the copper radius r_s and the ratio λ_{kt2h} .

C. Heat Transfer Boundary

In order to satisfy the boundary condition that there is no conductive heat flow at r_e , the thermal resistance Θ_{sa} (22) is investigated with respect to different parameters, i.e., r_e , t , and h , as shown in Fig. 11(a). When r_s is specified, the thermal resistance Θ_{sa} decreases with respect to the increase of r_e ; however, the decrease of Θ_{sa} becomes insignificant when r_e exceeds the inflection point r_{ec} , which means that the heat flow beyond r_{ec} can be negligible and the inflection points can be chosen as the heat transfer boundary. It should be noted that r_{ec} depends on both the copper radius r_s and the ratio of $k \cdot t$ to h_2 , i.e., $\lambda_{kt2h} = kt/h_2$. It is quite difficult to directly obtain the analytical expression of r_{ec} . Therefore, curve fitting is carried out, as shown in Fig. 11(b). It is found that the outer radius r_e can be fitted as

$$r_e = 3\lambda_{kt2h}^{0.095}(r_s + 0.005). \quad (28)$$

D. Algorithm for Copper Pad Sizing

When an SMD is mounted on a PCB, the heat generated inside the device will dissipate in two parallel pathways: one is from the junction, then to the top case, and finally to the ambient; the other is from the junction to the bottom case, then to the board, and finally to the ambient. The heat flow rates in the two paths are termed as P_t and P_b , respectively. Obviously, we have $P = P_t + P_b$. Fig. 12 shows the equivalent thermal resistance diagram for a DPAK package mounted on a PCB.




Fig. 12. Equivalent thermal resistance diagram for a DPAK package mounted on a PCB. The thermal resistance of the thin solder between the package and the PCB is small and therefore is neglected [45].

If all the thermal resistances are known, then the top-case and junction temperatures can be predicted by

$$T_t = \frac{P(\Theta_{jc} + \Theta_{cb} + \Theta_{ba})}{\Theta_{jt} + \Theta_{ta} + \Theta_{jc} + \Theta_{cb} + \Theta_{ba}} \Theta_{ta} + T_a = P_b \psi_{ta} + T_a \quad (29)$$

where the equivalent top-case-ambient thermal resistance

$$\psi_{ta} = \frac{(\Theta_{jc} + \Theta_{cb} + \Theta_{ba})\Theta_{ta}}{\Theta_{jt} + \Theta_{ta}} \quad (30)$$

$$T_j = \frac{P(\Theta_{jt} + \Theta_{ta})(\Theta_{jc} + \Theta_{cb} + \Theta_{ba})}{\Theta_{jt} + \Theta_{ta} + \Theta_{jc} + \Theta_{cb} + \Theta_{ba}} + T_a. \quad (31)$$

If the top-case temperature T_t and other thermal resistances are determined, then the board-ambient thermal resistance Θ_{ba} can be expressed as

$$\Theta_{ba} = \frac{P\Theta_{ta}(\Theta_{jt} + \Theta_{ta})}{P\Theta_{ta} + T_a - T_t} - \Theta_{jc} - \Theta_{cb} - \Theta_{jt} - \Theta_{ta}. \quad (32)$$

For the heat transfers from the junction to the top case, from the junction to the case, and from the case to the board, there is only heat conduction, and therefore the corresponding thermal resistances Θ_{jt} , Θ_{jc} , and Θ_{cb} are constant if neglecting the relatively small material property variation over temperature. However, the heat transfers from the top case to the ambient and from the board to the ambient involve convection and radiation. Hence, the thermal resistances Θ_{ta} and Θ_{ba} are temperature dependent.

As seen from (25)–(27), and (29), a temperature T_x can be obtained by

$$T_x = P_b \Theta_x + T_a \quad (33)$$

where T_x denotes the temperature T_b , T_s , T_e , or T_t , and Θ_x represents the thermal resistance Θ_{ba} , ψ_{sa} , ψ_{ea} , or ψ_{ta} . It is concluded from (10) that Θ_x is a monotonically decreasing function of T_x

$$\Theta_x = f_x(T_x). \quad (34)$$

The higher the temperature T_x , the lower the thermal resistance Θ_x . Substituting (34) into (33) yields

$$T_x = P_b f_x(T_x) + T_a = \varphi_x(T_x). \quad (35)$$

Due to the fact that both P_b and Θ_x are positive, $\varphi_x(T_x) = P_b \Theta_x + T_a$ is always larger than T_a . The thermal resistance Θ_x is a monotonically decreasing function of T_x , and therefore $\varphi_x(T_x)$ is also monotonically decreasing with respect to T_x . The full expression of (35) can be obtained by substituting (10), (24),




Fig. 13. Fixed-point iterative schemes at different initial points. (a) Initial point equals the ambient temperature, i.e., $T_{x,0} = T_a$. (b) Initial point is lower than the ambient temperature, i.e., $T_{x,0} < T_a$. (c) Initial point is higher than the ambient temperature, i.e., $T_{x,0} > T_a$.

(26), (27), and (29) into (33). However, the final transcendental equations do not have analytical solutions. Therefore, the fixed-point iteration method [46] is used to obtain the solution of (35). The iterative scheme with the recursive relation is

$$T_{x,c+1} = \varphi_x(T_{x,c}) \quad (36)$$

where the subscript “c” represents the iteration order. Fig. 13 shows the fixed-point iterative trajectories of $T_x = \varphi_x(T_x)$ at different initial points. The solution, i.e., temperature point (T_{x*}, T_{y*}) locates in the shaded region, i.e., $T_x > T_a$ and $T_y > T_a$. Therefore, the initial iteration value of $T_{x,0} \geq T_a$ enables fewer iteration times, as illustrated in Fig. 13. However, it is noted that when the initial value $T_{x,0}$ is smaller than T_a , it takes only one iteration before the iterative value enters the shaded region. This is because that $\varphi_x(T_x) = P_b \Theta_x + T_a$ is always larger than T_a . Hence, the iteration speed does not vary much with respect to the initial value $T_{x,0}$.

A fixed-point iteration-based algorithm taking into account all the five thermal resistances shown in Fig. 12 is developed to design the copper pad size, as shown in Fig. 14.

Before the design, the system parameters, e.g., the ambient temperature T_a , total power loss P , PCB thickness t , copper thickness t_{Cu} , number of copper layers N_{Cu} , package radius r_b , junction-top-case thermal resistance Θ_{jt} , junction-case thermal resistance Θ_{jc} , case-board thermal resistance Θ_{cb} , allowed maximum junction temperature T_{jmax} , should be determined. Then, a small initial value is given to the copper pad radius r_s before the four initial given temperatures $T_{t,g}$, $T_{e,g}$, $T_{s,g}$, and $T_{b,g}$, are initialized as $T_{t,0}$, $T_{e,0}$, $T_{s,0}$, and $T_{b,0}$, respectively. Then, the heat transfer coefficients h_1 and h_2 can be calculated based on (10), and the thermal resistances Θ_{ta} , Θ_{ba} , ψ_{sa} , and ψ_{ea} can be obtained accordingly. After that, the calculated temperatures $T_{t,c}$, $T_{e,c}$, $T_{s,c}$, and $T_{b,c}$ are compared with the given temperatures $T_{t,g}$, $T_{e,g}$, $T_{s,g}$, and $T_{b,g}$; also the errors can be obtained, i.e., $\varepsilon_t = T_{t,c} - T_{t,g}$, $\varepsilon_e = T_{e,c} - T_{e,g}$, $\varepsilon_s = T_{s,c} - T_{s,g}$, and




Fig. 14. Flowchart of sizing a PCB thermal pad to satisfy the requirement of below the specified maximum junction temperature.

$\varepsilon_b = T_{b,c} - T_{b,g}$. If the absolute error ε_x is greater than the preset limit ε_{set} , then the given temperature $T_{x,g}$ will be updated by the calculated temperature $T_{x,c}$ and the subscript “t,” “e,” “s,” or “b.” If all four temperatures errors are smaller than ε_{set} , then the algorithm proceeds to calculate the junction temperature T_j based on (31). If the calculated T_j is higher than the




Fig. 15. Elapsed time to run the algorithm in Fig. 14 with MATLAB R2018b.




Fig. 16. (a) DPAK package structure. (b) Simplified package outline dimensions of diode VS-6EWL06FN-M3 [49].

allowed maximum junction temperature, then the copper pad radius r_e will be increased. Otherwise, it implies that current copper pad radius r_e is large enough for cooling. In this way, we can find the minimum r_e which helps to achieve the maximum power density while meeting the thermal specifications.

Fig. 15 shows the elapsed time to run the algorithm shown in Fig. 14 with MATLAB 2018b. Although a small temperature error limit $0.01\text{ }^\circ\text{C}$ is set, the average elapsed times are as short as approximately 30 ms. Also, it is seen that the average times do not vary significantly for the three selected initial iteration values, which agrees well with previous analysis. Nevertheless, the iteration can be further accelerated by using advanced methods, e.g., the Aitken's delta-squared process [47] and the Steffensen's method [48].

E. Thermal Modeling of DPAK Package

As mentioned before, when an SMD is mounted on a PCB, the equivalent thermal resistance diagram is shown in Fig. 12. Apart from the board to ambient thermal resistance Θ_{ba} , the realization of the proposed algorithm shown in Fig. 14 also requires the knowledge of the other four thermal resistances Θ_{cb} , Θ_{jt} , Θ_{ta} , and Θ_{jc} . The case-board thermal resistance Θ_{cb} can be obtained from the analysis in Section II. For the other three thermal resistances Θ_{jt} , Θ_{ta} , and Θ_{jc} , however, they are package dependent and are usually not available in datasheets. Therefore, the detailed structure model and simplified package outline dimensions of DPAK package are derived, as shown in Fig. 16.

An analytical model of the thermal resistance Θ_{ta} is first developed. Its side and top surfaces are cooled by natural convection and radiation. Thus, the heat transfer from the surfaces of the diode to the ambient involves the heat conduction, convection and radiation, and the heat transfer coefficient depends on both the ambient temperature and the temperature difference between the surfaces and the ambient.

Assume that the package is placed horizontally, and its surfaces share the same temperature T_t . For the horizontal top surfaces of the molding resin and die pad [see Fig. 16(b)], their areas are $A_{\text{hor}1} = a_1b_1$ and $A_{\text{hor}2} = a_2b_2$, respectively. Based on [38], the characteristic lengths of the two rectangular surfaces under natural convection can be calculated as $L_{c,\text{hor}1} = a_1b_1/[(a_1 + b_1)/2]$ and $L_{c,\text{hor}2} = a_2b_2/[(a_2 + b_2)/2]$, respectively. Then, we can obtain the convective heat transfer coefficients of the two top surfaces [38], i.e.,

$$\begin{cases} h_{\text{hor,conv}1} = \lambda_{\text{hor}}[(T_t - T_a)/L_{c,\text{hor}1}]^{0.25} \\ \quad = \lambda_{\text{hor}}[(a_1 + b_1)(T_t - T_a)/(2a_1b_1)]^{0.25} \\ h_{\text{hor,conv}2} = \lambda_{\text{hor}}[(T_t - T_a)/L_{c,\text{hor}2}]^{0.25} \\ \quad = \lambda_{\text{hor}}[(a_2 + b_2)(T_t - T_a)/(2a_2b_2)]^{0.25} \end{cases} \quad (37)$$

where $\lambda_{\text{hor}} = 1.32$ is a constant for horizontal plates [38].

Similarly, the convective heat transfer coefficients of the vertical surfaces of the molding resin and die pad with areas of $A_{\text{ver}1} = 2c_1(a_1 + b_1) - a_2c_2$ and $A_{\text{ver}2} = c_2(a_2 + 2b_2)$ can be obtained as

$$\begin{cases} h_{\text{ver,conv}1} = \lambda_{\text{ver}}[(T_t - T_a)/L_{c,\text{ver}1}]^{0.25} \\ \quad = \lambda_{\text{ver}}[(T_t - T_a)/c_1]^{0.25} \\ h_{\text{ver,conv}2} = \lambda_{\text{ver}}[(T_t - T_a)/L_{c,\text{ver}2}]^{0.25} \\ \quad = \lambda_{\text{ver}}[(T_t - T_a)/c_2]^{0.25} \end{cases} \quad (38)$$

where $\lambda_{\text{ver}} = 0.59$ is a constant for vertical plates [38].

Considering both the convection and radiation, the thermal resistance from the package surface to the ambient can be obtained as eq. (39) shown at the bottom of the next page, where the radiative heat transfer coefficients $h_{\text{radi}1} = \varepsilon_1\sigma(T_a + 273 + T_t + 273)[(T_a + 273)^2 + (T_t + 273)^2]$ and $h_{\text{radi}2} = \varepsilon_2\sigma(T_a + 273 + T_t + 273)[(T_a + 273)^2 + (T_t + 273)^2]$ are for the molding resin surface and the tab surface, respectively; ε_1 and ε_2 are the emissivities of the molding resin and tab surfaces, respectively.

As for the other two thermal resistances Θ_{jc} and Θ_{jt} , their values relate to the conductive heat transfer inside the DPAK package, and therefore CFD simulations with ANSYS Icepak 18.0 are conducted, which will be discussed in Section IV-A.

IV. CFD SIMULATION AND EXPERIMENTAL VERIFICATIONS OF PROPOSED THERMAL MODELS

A. CFD Simulations

ANSYS Icepak provides powerful electronic cooling solutions which utilize the ANSYS Fluent CFD solver for thermal and fluid flow analyses. In order to verify the proposed thermal models of PCBs, CFD simulations are conducted in ANSYS Icepak 18.0 with the pressure-based ANSYS Fluent solver [50], [51].




Fig. 17. CFD simulations of PCBs with the simulation tool ANSYS Icepak 18.0. The top surface of each PCB generates 1-W power loss, whereas the bottom surface is fixed at the ambient temperature $T_a = 20^\circ\text{C}$. PCB parameters in common: 5.6-mm length \times 5.6-mm width \times 1.6-mm thickness, four copper layers, and 2 oz for each layer. (a) Temperature contour on a vertical cut plane of the PCB without vias. (b) Temperature contour on a vertical cut plane of the PCB with unfilled vias of 0.25-mm diameter. (c) Temperature contour on a horizontal cut plane of the PCB with unfilled vias of 0.25-mm diameter.

The CFD simulation results of a PCB via array for the DPAK package are shown in Fig. 17. As can be seen, the thermal resistance of the PCB pad is significantly reduced from $120.3^\circ\text{C}/\text{W}$ [no via, see Fig. 17(a)] to $1.86^\circ\text{C}/\text{W}$ [via diameter $\phi = 0.25$ mm, see Fig. 17(b)].

The calculated and simulated results for different via patterns, diameters and filler materials are shown in Fig. 18. It is seen that there is a good agreement between calculations and simulations.




Fig. 18. Comparison between the calculated and simulated thermal resistance of DPAK (TO252) via array with different parameters. (a) *Pattern I*. (b) *Pattern II*.

Also, it indicates that a proper design of the vias (i.e., the pattern, diameter, filler material, etc.) enables a remarkable reduction for the thermal resistance. Compared to the reference design provided in [15], the thermal resistance can be reduced up to 62%, i.e., from $2.63^\circ\text{C}/\text{W}$ [see Fig. 18(a)] based on [15] to $0.98^\circ\text{C}/\text{W}$ with the proposed optimal design trajectory [*Pattern II*, $\phi = 0.8$ mm, solder filling, see Fig. 18(b)].

As mentioned in Section III-E, a detailed structural model has been built for the DPAK package based on real dimensions. Thermal simulations are then performed in ANSYS Icepak 18.0 to obtain the junction-case and junction-top-case thermal resistances Θ_{jc} and Θ_{jt} , as shown in Fig. 19(a) and (b). It is found that the two thermal resistances are $\Theta_{jc} = 2.47^\circ\text{C}/\text{W}$ and $\Theta_{jt} = 44.12^\circ\text{C}/\text{W}$, respectively.

To verify the built analytical thermal resistance model of Θ_{ta} , multiple CFD simulations are also conducted in ANSYS Icepak 18.0, as shown in Figs. 19(c) and 20. It is seen that there is a negligible error (maximum error = 3.2%) between the simulations and the analytical results (39).

$$\Theta_{ta} = \frac{1}{A_{\text{hor}1}(h_{\text{hor,conv}1} + h_{\text{radi}1}) + A_{\text{hor}2}(h_{\text{hor,conv}2} + h_{\text{radi}2}) + A_{\text{ver}1}(h_{\text{ver,conv}1} + h_{\text{radi}1}) + A_{\text{ver}2}(h_{\text{ver,conv}2} + h_{\text{radi}2})} = \frac{1}{\left(\begin{aligned} &2c_1(a_1 + b_1)(\lambda_{\text{ver}}[(T_t - T_a)/c_1]^{0.25} + h_{\text{radi}1}) + c_2(a_2 + 2b_2)(\lambda_{\text{ver}}[(T_t - T_a)/c_2]^{0.25} + h_{\text{radi}2}) \\ &+ a_1b_1(\lambda_{\text{hor}}[(a_1 + b_1)(T_t - T_a)/(2a_1b_1)]^{0.25} + h_{\text{radi}1}) + a_2b_2(\lambda_{\text{hor}}[(a_2 + b_2)(T_t - T_a)/(2a_2b_2)]^{0.25} + h_{\text{radi}2}) \end{aligned} \right)} \quad (39)$$




Fig. 19. CFD simulation results of diode VS-6EWL06FN-M3 in ANSYS Icepak 18.0. (a) Simulation results for the junction-case thermal resistance Θ_{jc} ; boundary conditions: 1-W power loss is generated on the top surface of the die, the case temperature is fixed at the ambient temperature 20 °C, and other surfaces of the diode are adiabatic. (b) Simulation results for the junction-top-case thermal resistance Θ_{jt} ; boundary conditions: 1-W power loss is generated on the top surface of the die, the top-case temperature is fixed at the ambient temperature 20 °C, and other surfaces of the diode are adiabatic. (c) Simulation results for the top-case-ambient thermal resistance Θ_{ta} ; boundary conditions: 0.2-W power loss is injected on the top surface of the die, and the surfaces of the diode are opening to the ambient.

B. Experimental Verifications

A curve tracer B1506A from Keysight Technologies is used to measure the I - V characteristics of a batch of VS-6EWL06FN-M3 diodes, as shown in Fig. 21(a). It is seen that the voltage drop difference is small. For instance, when the forward current $I_F = 3$ A, the maximum forward voltage difference is $0.944 - 0.93$ V = 0.014 V, which represents only 1.5% of the average forward voltage 0.934 V.

Nevertheless, the 16 diodes with close I - V characteristics (maximum forward voltage difference = 0.08% at $I_F = 3$ A) are used to build the experimental setups for PCB thermal measurements, as shown in Fig. 21(b) and (c). Nevertheless, the I - V characteristic of a diode varies significantly with the junction temperature. In order to make sure that all the diodes generate the same power loss, each diode is connected to a separate dc power source. Also, a voltage meter and a current meter are used to monitor the consumed power by each diode.

The vertical structure of a diode mounted on a heatsink-cooled PCB is shown in Fig. 22(a). For the power loss




Fig. 20. Comparison between CFD simulations and the analytical model (39) for the top-case-ambient thermal resistance of the DPAK diode VS-6EWL06FN-M3.

generated inside the diode and dissipated to the ambient, two heat transfer paths exist, i.e., the one through the diode's top case, and the other one through the diode's bottom case, PCB vias, and heatsink. The equivalent thermal resistance diagram is shown in Fig. 22(b). In addition to the thermal resistance of PCB via Θ_{via} , other thermal resistances (e.g., Θ_{jc} , Θ_{jt} , Θ_{ha} , Θ_{ta} , Θ_{solder} , and Θ_{TIM}) also affect the cooling of the diode. In contrast to the junction temperature of a diode, the top-case temperature T_t can be more easily measured with an infrared camera, and also T_t can be calculated with (40) if all thermal resistances are known

$$T_t = \frac{P\Theta_{ta}(\Theta_{jc} + \Theta_{solder} + \Theta_{via} + \Theta_{TIM} + \Theta_{ha})}{\Theta_{jt} + \Theta_{ta} + \Theta_{jc} + \Theta_{solder} + \Theta_{via} + \Theta_{TIM} + \Theta_{ha}} + T_a. \quad (40)$$

The thermal resistances from the top case to the ambient and from the heatsink to the ambient, Θ_{ta} and Θ_{ha} , are temperature dependent, and thus, it is difficult to directly obtain their values. Hence, an equivalent top case to ambient thermal resistance ψ_{ta} is introduced, which is defined as

$$\psi_{ta} = \frac{T_t - T_a}{P} \quad (41)$$

where P represents the total power loss generated inside the chip. Substituting (40) to (41) yields

$$\begin{aligned} \psi_{ta} &= \frac{\Theta_{ta}(\Theta_{jc} + \Theta_{solder} + \Theta_{via} + \Theta_{TIM} + \Theta_{ha})}{\Theta_{jt} + \Theta_{ta} + \Theta_{jc} + \Theta_{solder} + \Theta_{via} + \Theta_{TIM} + \Theta_{ha}} \\ &= \left(\frac{\Theta_{jt}/\Theta_{ta} + 1}{\Theta_{jc} + \Theta_{solder} + \Theta_{via} + \Theta_{TIM} + \Theta_{ha}} + \frac{1}{\Theta_{ta}} \right)^{-1} \\ &\Rightarrow \Theta_{via} = \psi_{ta}(1 + \Theta_{jt}/\Theta_{ta}) - \Theta_{jc} - \Theta_{solder} - \Theta_{TIM} - \Theta_{ha} \end{aligned} \quad (42)$$

It is seen from (42) that the thermal resistance of a PCB via array is proportional to the equivalent top-case-ambient thermal resistance ψ_{ta} . If other thermal resistances stay the same, then ψ_{ta} can be used to reflect the thermal resistance of PCB vias with different designs.

Each diode in Fig. 21(b) is controlled to generate a 2.8-W power loss. When the steady state is reached, the temperature




Fig. 21. Experimental setups. (a) Measured I_F - V_F curves of 50 VS-6EWL06FN-M3 diodes at 25 °C by using a curve tracer B1506A from Keysight Technologies. (b) Photograph of the experimental setup for PCB vias. Each diode is soldered on a heatsink-cooled PCB with a specified via design. (c) Photograph of the built PCB thermal pads with different copper areas.

contour of the experimental setup is captured by an infrared camera, as shown in Fig. 23. Then, the top-case temperature and the equivalent top-case-ambient thermal resistance of each diode can be obtained, as listed in Table II. Without solder filling, the via diameter of 0.25 mm helps the diode achieve the lowest top-case temperature and the smallest equivalent top-case-ambient thermal resistance. When the vias are filled up with high-thermal-conductivity solder, the via array with $\phi = 0.8 \text{ mm}$ has the minimum thermal resistance. Furthermore, it is seen that the via array in *Pattern II* has a lower thermal resistance than *Pattern I* when other parameters remain the same. These trends agree with the theoretical analysis shown in Section II.




Fig. 22. (a) Vertical structure and (b) equivalent thermal resistance diagram when a DPAK diode VS-6EWL06FN-M3 is mounted on a heatsink-cooled PCB. Θ_{jc} , Θ_{jt} , Θ_{ta} , and Θ_{tc} represent the junction-case, junction-top-case, heatsink-ambient, and top-case-ambient thermal resistances, respectively. Θ_{solder} and Θ_{TIM} denote the thermal resistances of the solder and thermal interface material (TIM) layers, respectively.

The experimental setup for the thermal measurements of PCB pads is shown in Fig. 21(c). As can be seen, the diodes are mounted on four two-layer PCBs (70- μm copper thickness for each layer) with different sizes of copper pads. Each diode is connected to a dc power source, and thus the diode is able to generate power losses, which are further conducted to the thermal pad and dissipated to the ambient by natural convection. A voltage meter and a current meter are used to measure the power loss generated by each diode. For each measurement, the power losses of the four diodes are controlled to the same value. The steady-state thermal images of the diodes are captured for different power losses (i.e., $P = 0.5 \text{ W}$ and $P = 1 \text{ W}$) and different sizes of copper pads, as shown in Fig. 24.

Fig. 25(a) and (b) presents the measured and calculated junction and top-case temperatures in the two cases of $P = 0.5 \text{ W}$ and $P = 1 \text{ W}$. As can be seen, there is a significant top-case temperature difference between the existing model [14], [31] and the measurements, especially when the copper pad radius is small. In contrast, the proposed model in Section III is able to more accurately predict the top-case temperature.

The maximum operating junction temperature of the selected diode VS-6EWL06FN-M3 is 175 °C [49]. For reliability reasons, the maximum junction temperature $T_{j\text{max}}$ should be lower, e.g., $T_{j\text{max}} = 125 \text{ °C}$. In this case, the required minimum copper radius can be found, as illustrated in Fig. 25(a) and (b). If the maximum power loss of the diode is 0.5 W, then the minimum copper radius r_e is 2.8 mm based on the proposed model. In contrast, the existing model provides a minimum copper radius of 6.1 mm, which corresponds to around 375% increase for the copper pad area compared to the design of $r_e = 2.8 \text{ mm}$. If the maximum power loss of the diode is 1 W, then the minimum copper radius r_e is 5.9 mm according to the proposed model. However, the existing model shows the minimum r_s is 9.7 mm. That means a 170% increase for the copper pad area.




Fig. 23. Thermal image of the experimental setup when each diode generates a power loss of 2.8 W.

TABLE II
MEASURED TOP-CASE TEMPERATURE AND EQUIVALENT TOP-CASE-AMBIENT THERMAL RESISTANCE OF DPAK DIODES VS-6EWL06FN-M3 WHEN THE COOLING CONDITIONS, POWER LOSS, AND AMBIENT TEMPERATURE ARE SPECIFIED AS FIG. 22

Pattern	Filler material	$\phi = 0.2$ mm		$\phi = 0.25$ mm		$\phi = 0.4$ mm		$\phi = 0.8$ mm	
		T_t	ψ_{ta}	T_t	ψ_{ta}	T_t	ψ_{ta}	T_t	ψ_{ta}
Pattern I	Solder	68.2 °C	15.43 °C/W	67.3 °C	15.1 °C/W	66.4 °C	14.8 °C/W	65.7 °C	14.5 °C/W
Pattern II	Air	72.9 °C	17.1 °C/W	72.4 °C	16.9 °C/W	72.6 °C	17.0 °C/W	74.8 °C	17.8 °C/W
Pattern I	Air	75.2 °C	17.9 °C/W	74.1 °C	17.5 °C/W	74.6 °C	17.7 °C/W	76.5 °C	18.4 °C/W




Fig. 24. Thermal images of diodes mounted on PCBs with different power losses and different sizes of copper pads.

Substitute the measured top-case temperatures into (32), and then the thermal resistance from the board to the ambient can be derived, as shown in Fig. 25(c). To make a comparison, the results from the existing model and the proposed model (24) are shown in Fig. 25(c) as well.

It can be seen that there is a remarkable error between the measurements and the results from the existing model. However, a good agreement can be achieved between the measurements and the results from the proposed model.




Fig. 25. Comparison of the junction and top-case temperatures between measurements and calculations when (a) 0.5-W and (b) 1-W power losses are generated inside the diode. (c) Comparison of the board-ambient thermal resistances obtained from the measurements, the existing model [14], [31], and the proposed model.

V. CONCLUSION

This paper proposes two analytical thermal resistance models and two design optimization methods for PCB vias and thermal pads. CFD simulations and experimental measurements verify the developed thermal models and optimal designs.

- 1) When other PCB parameters are determined, the via-to-via spacing should be designed possibly small, and there exists an optimal via diameter which can help to achieve the minimum thermal resistance for PCB vias.

- 2) Both the via layout of *Pattern II* and solder filling contribute to further reductions to the thermal resistance of PCB vias.
- 3) The existing analytical thermal resistance model for PCB pads overestimates the junction temperatures of SMDs, whereas the proposed model enables a more accurate junction temperature prediction.

The proposed thermal models enable electrical engineers to fast and easily optimize the design of PCB vias and thermal pads.

REFERENCES

- [1] E. A. Jones, F. F. Wang, and D. Costinett, "Review of commercial GaN power devices and GaN-based converter design challenges," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 707–719, Sep. 2016.
- [2] J. Roberts, "Maximizing GaN power transistor performance with embedded packaging," in *Proc. Appl. Power Electron. Conf. Expo.*, 2015, pp. 1–14.
- [3] S. Song, S. Munk-Nielsen, C. Uhrenfeldt, and I. Trintis, "Failure mechanism analysis of a discrete 650 V enhancement mode GaN-on-Si power device with reverse conduction accelerated power cycling test," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2017, pp. 756–760.
- [4] Y. Lei *et al.*, "A 2 kW, single-phase, 7-level flying capacitor multilevel inverter with an active energy buffer," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8570–8581, Nov. 2017.
- [5] B. S. McCoy and M. A. Zimmermann, "Performance evaluation and reliability of thermal vias," in *Proc. Appl. Power Electron. Conf. Expo.*, 2004, pp. 1250–1256.
- [6] H. Wang *et al.*, "Transitioning to physics-of-failure as a reliability driver in power electronics," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 1, pp. 97–114, Mar. 2014.
- [7] Y. Ning, M. H. Azarian, and M. Pecht, "Effects of voiding on thermo-mechanical reliability of copper-filled microvias: Modeling and simulation," *IEEE Trans. Device Mater. Rel.*, vol. 15, no. 4, pp. 500–510, Dec. 2015.
- [8] P. Wild, T. Grozinger, D. Lorenz, and A. Zimmermann, "Void formation and their effect on reliability of lead-free solder joints on MID and PCB substrates," *IEEE Trans. Rel.*, vol. 66, no. 4, pp. 1229–1237, Dec. 2017.
- [9] B. Heinz, "Heat management of circuit boards," Wurth Elektron. Tech. Report, 2011, pp. 1–6. [Online]. Available: https://www.wc-online.com/web/en/index.php/show/media/04_leiterplatte/2011_2/relaunch/prodkte_5/heatsink/neu_2011/TecReport_01_2011_EN_S.pdf
- [10] H. Wang, M. Liserre, and F. Blaabjerg, "Toward reliable power electronics: Challenges, design tools, and opportunities," *IEEE Ind. Electron. Mag.*, vol. 7, no. 2, pp. 17–26, Jun. 2013.
- [11] S. Gautam, F. Musavi, D. Wager, and M. Edington, "A comparison of thermal vs. patterns used for thermal management in power converter," in *Proc. Energy Convers. Congr. Expo.*, Sep. 15–19, 2013, pp. 2214–2218.
- [12] C. Yu, C. Buttay, and E. Laboure, "Thermal management and electromagnetic analysis for GaN devices packaging on DBC substrate," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 906–910, Feb. 2017.
- [13] P. L. Brohlin, M. Beheshti, S. Bahl, S. Dusmez, and T. Chen, "Designing reliable and high-density power supplies with GaN," in *Proc. Appl. Power Electron. Conf. Expo.*, 2018, pp. 1–88.
- [14] *Application Note: A Quick PCB Thermal Calculation for Power Electronic Devices With Exposed Pad Packages*, ON Semiconductor, Oct. 2017, pp. 1–14. [Online]. Available: <http://www.onsemi.com/pub/Collateral/AND9596-D.PDF>
- [15] *Application Note: PCB Thermal Design Guide for GaN Enhancement Mode Power Transistors*, GaN Systems, Mar. 2015, pp. 1–20. [Online]. Available: <http://www.gansystems.com/whitepapers.php>
- [16] *Product Design Guide: Optimizing PCB Thermal Performance for Cree XLamp LEDs*, Cree, Product Design Guide. [Online]. Available: http://www.cree.com/led-components/media/documents/XLamp_PCB_Thermal.pdf, Accessed on: Feb. 2019.
- [17] *AN-2020 Thermal Design by Insight, not Hindsight*, Texas Instrum. Appl. Rep., Apr. 2013. [Online]. Available: <http://www.ti.com/lit/an/snva419c/snva419c.pdf>
- [18] S. Kummerl and H. Nguyen, "PowerPAD™ thermally enhanced package," Texas Instrum. Appl. Rep., Jul. 2018, pp. 1–30. [Online]. Available: <http://www.ti.com/lit/an/spra953c/spra953c.pdf>

- [19] T. A. Asghari, "PCB thermal via optimization using design of experiments," in *Proc. 10th Intersoc. Conf. Phenomena Electron. Syst. Thermal Thermomech.*, Jun. 2006, pp. 224–228.
- [20] N. Kafadarova and A. Andonova, "PCB thermal design improvement through thermal vias," in *Proc. 8th WSEAS Int. Conf. Circuits Syst. Electron. Control Signal Process.*, Spain, Dec. 2009, pp. 241–244.
- [21] H. W. Shin, H. S. Lee, and S. B. Jung, "Analysis on thermal resistance of LED module with various thermal vias," in *Proc. Int. Symp. Phys. Failure Anal. Integr. Circuits*, 2011, pp. 1–4.
- [22] R. Li, "Optimization of thermal via design parameters based on an analytical thermal resistance model," in *Proc. 6th Intersoc. Conf. Phenomena Electron. Syst. Thermal Thermomech.*, Seattle, WA, USA, May 27–30, 1998, pp. 475–480.
- [23] C. Negrea and P. Svasta, "Modeling of thermal via heat transfer performance for power electronics cooling," in *Proc. 17th Int. Symp. Des. Technol. Electron. Packag.*, Oct. 2011, pp. 107–110.
- [24] S. Zhang, E. Laboure, D. Labrousse, and S. Lefebvre, "Thermal management for GaN power devices mounted on PCB substrates," in *Proc. IEEE Int. Workshop Integr. Power Packag.*, 2017, pp. 1–5.
- [25] B. Guenin, "Thermal vias—A packaging engineer's best friend," *Electron. Cooling*, vol. 10, no. 3, pp. 6–9, Aug. 2004.
- [26] S. Gurrum and M. Romig, "Using thermal calculation tools for analog components," TI Application Report SLUA566, Sep. 2010, pp. 1–13.
- [27] Y. Koito, Y. Kubo, and T. Tomimura, "Numerical analysis of printed circuit board with thermal vias: Heat transfer characteristics under nonisothermal boundary conditions," *J. Electron. Cooling Thermal Control*, vol. 3, pp. 136–143, 2013.
- [28] W. Nakayama, "Heat conduction in printed circuit boards: A mesoscale modeling approach," *ASME J. Electron. Packag.*, vol. 130, no. 4, pp. 1–10, 2008.
- [29] M. Ouhab, Z. Khatir, A. Ibrahim, J. Ousten, R. Mitova, and M. X. Wang, "New analytical model for real-time junction temperature estimation of multi-chip power module used in a motor drive," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 5292–5301, Jun. 2018, doi: 10.1109/TPEL.2017.2736534.
- [30] C. Sciascera, P. Giangrande, L. Papini, C. Gerada, and M. Galea, "Analytical thermal model for fast stator winding temperature prediction," *IEEE Trans. Ind. Electron.*, vol. 64, no. 8, pp. 6116–6126, Aug. 2017.
- [31] B. Guenin, "Heat spreading calculations using thermal circuit elements," *Electron. Cooling*, vol. 14, no. 3, pp. 8–13, Aug. 2008.
- [32] *Thermal conductivity*, Wikipedia. [Online]. Available: https://en.wikipedia.org/wiki/Thermal_conductivity Accessed on: Jan. 2019.
- [33] K. Azar and J. E. Graebner, "Experimental determination of thermal conductivity of printed wiring boards," in *Proc. 12th IEEE SEMI-THERM Symp.*, 1996, pp. 169–182.
- [34] *Air—Thermal Conductivity*. [Online]. Available: https://www.engineeringtoolbox.com/air-properties-viscosity-conductivity-heat-capacity-d_1509.html. Accessed on: Jan. 2019.
- [35] *List of Thermal Conductivities*, Wikipedia. [Online]. Available: https://en.wikipedia.org/wiki/List_of_thermal_conductivities, Accessed on: Feb. 2019.
- [36] *Solder*, Wikipedia. [Online]. Available: <https://en.wikipedia.org/wiki/Solder>. Accessed on: Jan. 2019.
- [37] L. Lambert, *IPC-6012 A Review, What Is It? and Who Uses It?* [Online]. Available: https://www.eptac.com/wp-content/uploads/2015/02/eptac_03_18_15-1.pdf. Accessed on: Jan. 2019.
- [38] C. Yunus and J. Afshin, *Heat and Mass Transfer: Fundamentals and Applications*. New Delhi, India: Tata McGraw Hill, 2011.
- [39] J. Adam, "PCB modelling refresher," Mentor, May 2002. [Online]. Available: http://webparts.mentor.com/flotherm/support/supp/mmm/pcb_modeling/
- [40] G. A. Luiten, "Heat spreading from a small source on a thin plate," in *Proc. 28th Annu. IEEE Semicond. Thermal Meas. Manage. Symp.*, San Jose, CA, USA, 2012, pp. 275–282.
- [41] G. A. Luiten, "Heat spreading in a thin longitudinal fin," *Microelectron. J.*, vol. 45, no. 5, pp. 539–546, May 2014.
- [42] R. E. Simons, "Simplified formula for estimating natural convection heat transfer coefficient on a flat plate," *Electron. Cooling*, vol. 7, no. 3, pp. 12–13, Aug. 2001.
- [43] J. P. Holman, *Heat Transfer*, 10th ed. New York, NY, USA: McGraw-Hill, 2008.
- [44] *JESD51-2A: Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, JEDEC Standard, Jan. 2008, pp. 1–14.
- [45] *Cree XLamp LEDs Solder Joint Reliability Study*, Cree Support Document. [Online]. Available: <https://www.cree.com/led-components/media/documents/Solder-Joint-Reliability.pdf>. Accessed on: Jan. 2019.
- [46] *Fixed-Point Iteration*, Wikipedia. [Online]. Available: https://en.wikipedia.org/wiki/Fixed-point_iteration. Accessed on: Feb. 2019.
- [47] *Aitken's Delta-Squared Process*, Wikipedia. [Online]. Available: https://en.wikipedia.org/wiki/Aitken%27s_delta-squared_process. Accessed on: Feb. 2019.
- [48] *Steffensen's Method*, Wikipedia. [Online]. Available: https://en.wikipedia.org/wiki/Steffensen%27s_method. Accessed on: Feb. 2019.
- [49] *Vishay Semiconductors, VS-6EWL06FN-M3 Datasheet*. [Online]. Available: <https://www.vishay.com/docs/93502/vs-6ewl06fn-m3.pdf>. Accessed on: Feb. 2019.
- [50] *ANSYS Icepak*, [Online]. Available: <https://www.ansys.com/en-gb/products/electronics/ansys-icepak>. Accessed on: Feb. 2019.
- [51] *Overview of Using the Solver*. [Online]. Available: https://www.sharcnet.ca/Software/Ansys/16.2.3/en-us/help/flu_ug_sec_solve_userng_overview.html. Accessed on: Feb. 2019.



Yanfeng Shen (S'16–M'18) received the B.Eng. degree in electrical engineering and automation and the M.Sc. degree in power electronics from Yanshan University, Qinhuangdao, China, in 2012 and 2015, respectively, and the Ph.D. degree in power electronics from Aalborg University, Aalborg, Denmark, in 2018.

He is currently a Postdoctoral Research Associate with the University of Cambridge, Cambridge, U.K. He was an Intern with ABB Corporate Research Center, Beijing, China, in 2015. His research interests include the reliability of power electronics,

electric vehicle and photovoltaic inverters, and applications of SiC and GaN devices.



Huai Wang (M'12–SM'17) received the B.E. degree in electrical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2007, and the Ph.D. degree in power electronics from the City University of Hong Kong, Kowloon, Hong Kong, in 2012.

He is currently an Associate Professor with the Center of Reliable Power Electronics, and the Vice Leader of Efficient and Reliable Power Electronics Research Program, Aalborg University, Aalborg, Denmark. He was a Visiting Scientist with the ETH Zurich, Switzerland, from August to September 2014, and with the Massachusetts Institute of Technology, USA, from September to November 2013. He was with the ABB Corporate Research Center, Switzerland, in 2009. His research addresses the fundamental challenges in modeling and validation of power electronic component failure mechanisms, and application issues in system-level predictability, condition monitoring, circuit architecture, and robustness design.

Dr. Wang is currently the Chair of IEEE PELS/IAS/IE Chapter in Denmark. He serves as an Associate Editor for *IET Electronics Letters*, *IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS*, and *IEEE TRANSACTIONS ON POWER ELECTRONICS*. He was recipient of the Richard M. Bass Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society in 2016 and the Green Talents Award from the German Federal Ministry of Education and Research in 2014.



Frede Blaabjerg (S'86–M'88–SM'97–F'03) received the Ph.D. degree in electrical engineering from Aalborg University, Aalborg, Denmark, in 1995.

He was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he was with Aalborg University. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017, he became a Villum Investigator. He is honoris causa with University Politehnica Timisoara, Romania, and Tallinn Technical University, Estonia.


He has authored or coauthored more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications. His current research interests include power electronics and its applications such as in wind turbines, photovoltaic (PV) systems, reliability, harmonics, and adjustable speed drives.

Dr. Blaabjerg was the Editor-in-Chief for the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been the Distinguished Lecturer for the IEEE Power Electronics Society (PELS) from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2019–2020, he is serving as the President of IEEE PELS. He is the Vice-President of the Danish Academy of Technical Sciences too. He was the recipient of 30 IEEE Prize Paper awards, the IEEE PELS Distinguished Service Award in 2009, the International Power Electronics and Motion Control Conference Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014, and the Villum Kann Rasmussen Research Award 2014. He was nominated in 2014–2018 by Thomson Reuters to be between the 250 most cited researchers in engineering in the world.



Hui Zhao (S'14–M'18) received the bachelor's and master's degrees in electrical engineering from Huazhong University of Science and Technology, Wuhan, China, in 2010 and 2013, respectively, and the Ph.D. degree in power electronics from the University of Florida, Gainesville, FL, USA, in 2018.

He had a Summer Internship with General Electric Global Research Center, Shanghai, in 2013. He is currently a Postdoctoral Research Associate with the University of Cambridge, Cambridge, U.K. He has authored and coauthored several IEEE conference and transaction papers.



Teng Long (M'13) received the B.Eng. degree from the Huazhong University of Science and Technology, Wuhan, China, in 2009, the first class B.Eng. (Hons.) degree from the University of Birmingham, Birmingham, U.K., in 2009, and the Ph.D. degree from the University of Cambridge, Cambridge, U.K., in 2013.

Until 2016, he was a Power Electronics Engineer with General Electric Power Conversion Business, Rugby, U.K. He is currently a Lecturer with the University of Cambridge. His research interests include power electronics, electrical machines, and machine

drives.

Dr. Long is a Chartered Engineer registered with the Engineering Council in the U.K.