

A General Review of Multilevel Inverters Based on Main Submodules: Structural Point of View

Mahdi Vijeh , Mohammad Rezanejad , Emad Samadaei , and Kent Bertilsson 

Abstract—Multilevel inverters (MLIs) are being used in wide range of power electronic applications. These converters have attracted a lot of attention during recent years and exist in different topologies with similar basic concepts. This paper presents five main submodules (SMs) to be used as the basic structures of MLIs. The paper reviews the common MLI topologies from the structural point of view. The topologies are divided into the different SMs to show conventional MLI configurations and future topologies that can be created from the main SMs. A comparative study between different topologies is performed in detail. The MLIs are categorized and investigated with from different perspectives such as the number of components, the ability to create inherent negative voltage, working in regeneration mode and using single dc source.

Index Terms—Asymmetric, multilevel inverter (MLI), power electronics, symmetric.

I. INTRODUCTION

MULTILEVEL inverters (MLIs) have been innovated as an adequate solution for dc–ac converter applications. They play a vital role in modern technologies [1], [2]. MLIs have been widely utilized in power system applications (such as high-voltage direct-current (HVdc) [3]–[6], especially with renewable energy extensions [7]–[12], power quality devices such as flexible ac transmission systems (FACTS) [13]–[16], static compensators (STATCOM) [17]–[20], dynamic voltage restorers [21]–[24], unified power flow controllers [25]–[27], unified power quality conditioners [28]–[31], active filters [32]–[35], solid state transformers [36]–[39]), motor drives (which used in transportation/traction [40]–[47], marine propulsion [48]–[52], mine hoists [53], conveyors [54], [55]), industrial application (such as induction heating power supply [56] and magnetic resonance imaging system [57]).

MLIs generate a staircase output voltage waveform by the proper combinations of multiple input dc sources and power

Manuscript received May 17, 2018; revised August 28, 2018 and November 9, 2018; accepted December 17, 2018. Date of publication January 1, 2019; date of current version June 28, 2019. Recommended for publication by Associate Editor M. Perez. (*Corresponding author: Mohammad Rezanejad.*)

M. Vijeh is with the Mazandaran and Golestan Regional Electric Company, Emam square, Sari, Mazandaran 4815715891, Iran (e-mail:




Fig. 1. Perspective on evolution of MLI topologies.

is better that the switches participate in the levels on the same appearance rate. The paper describes mentioned fault tolerant parameters for each topologies briefly.

MLIs are suitable for medium and high voltage applications. Nevertheless, using a greater number of switching components is one of their main disadvantages that imposes extra expense and more complexity on the overall system design [67].

MLIs appeared with cascade H-bridge (CHB) topology first in 1970s [68]–[70], which followed by neutral-point-clamped (NPC) topology in 1980s [71]–[73], and flying capacitor (FC) in 1990s [74], [75]. These topologies, which are named classic topologies, were considered as the base of many multilevel converters that are presented in recent decades. After that Modular multilevel converters (MMCs) were invented and showed a breakthrough in industrial applications [76], [77]. P2 which is a generalized MLI and embrace NPC and FC topologies later proposed in 2000 [78]. With the development of MLIs, especially NPC technology, active NPC (ANPC) topology presented in [79]. During the last decade other multilevel topologies with application oriented approach are presented and investigated. A perspective on evolution of MLI topologies is shown in Fig. 1.

Generally, the multilevel converters can be considered as symmetric based on equal sources [81], [87]–[90], [103]–[109], [127]–[138], [151], [154]–[195], asymmetric based on unequal sources (binary, trinary, etc.) [83]–[86], [92], [96]–[101], [110]–[142], [145]–[153], [165], with inherent negative level [81]–[153] or without inherent negative level [154]–[195], single sources by capacitor links [102], [107]–[126], [143], [144], [173], [176]–[180], regenerative topology to work as a rectifier or an inverter [166]–[172] and hybrid based on the mixture of NPC, FC, and CHB [99]–[101]. It should be noted that most of these topologies have similar structures, which will be discussed in the next sections.

Recently, a large number of MLI structures have been studied and presented in literature review. A few of these topologies have the chance to attract the scientists' attention due to their similar structure. This issue provides deeper investigation on existed topologies from sub-structure circuit's attitude.

A deep investigation of the conventional and modern MLIs with the structural point of view is considered in this paper.

Therefore, the paper can provide a structural manual to create some new MLI for readers' special application. On the other hand, the readers or researchers can assemble the presented submodules (SMs) according to their advantages and features for their desire MLI and based on the number of levels, the number of dc sources, the number of capacitors, and the number of semiconductors. The paper shows the evolution of the conventional inverters in association with the presented SMs. It can be a good guideline to enhance the insight of readers' understanding of future MLIs.

In Section II, the configuration and operation principles of main five SMs which are the base of MLI topologies are described. Then, in Section III, various topologies are studied based on these main SMs. The most important aspects of these structures are studied in detail and the classified in different topologies. Each topology, benefits and limitations have been discussed in detail. All topologies that are discussed and evaluated in this paper, are classified into two categories [2]: Topologies with inherent negative voltage levels [81]–[153] and topologies with negative voltage levels by H-bridge [154]–[195]. This section comprehensively focuses on the structural features of MLIs from a new point of view. Moreover, the comparative study of the evaluated and investigated topologies are presented in Section IV. Finally, conclusions are drawn in Section V.

II. PROPOSED MODULE

Generally, MLIs can be constructed with some main SMs. These SMs which mainly used as basic units of MLIs are gathered in Table I. These units can be connected in series, in parallel, or in cross in various topologies to design a new topology for a required application. Table I gives basic units' form, their switching states, and accessible output voltage for positive current.

Advantages of each SM make them suitable for different mixed type of topologies.

- 1) SM-I has three terminals and two modes with possibility to connect to other modules in series on the left side, and in parallel on the right side. It also can operate one dc

TABLE I
MAIN SMS CONFIGURATIONS AND THEIR OPERATION PRINCIPLES

Main SMs		S_1	S_2	S_3	S_4	S_5	V_{ba}	V_{ca}	V_{da}	
I		0	1	-	-	-	V_{DC}	0	-	
		1	0	-	-	-	0	$-V_{DC}$	-	
II		1	0	0	-	-	0	$-V_{DC}$	-	
		0	1	0	-	-	-	-	0	
		0	0	1	-	-	-	-	-	-
		1	1	0	-	-	0	$-V_{DC}$	0	-
		1	0	1	-	-	-	$-V_{DC}$	$-V_{DC}$	-
		0	1	1	-	-	-	$-V_{DC}$	0	0
III		1	0	1	0	-	-	-	0	
		0	1	0	1	-	-	-	0	
		0	1	1	0	-	-	-	V_{DC}	-
		1	0	0	1	-	-	-	$-V_{DC}$	-
IV		1	0	0	-	-	0	$-V_{DC}$	$-2V_{DC}$	
		0	1	0	-	-	$2V_{DC}$	V_{DC}	0	
		0	0	1	-	-	V_{DC}	0	$-V_{DC}$	
V		1	0	0	0	1	0	0	$-2V_{DC}$	
		0	1	0	1	0	0	0	$2V_{DC}$	
		1	0	0	1	0	0	0	0	
		0	1	0	0	1	0	0	0	
		0	0	1	0	1	0	0	$-V_{DC}$	
		0	0	1	1	0	0	0	V_{DC}	

source. Each switches need to withstand the voltage stress of V_{DC} . It is well-known configuration as half-bridge.

- 2) SM-II has four terminals and six modes with possibility to connect to other modules in series on the left side, and in parallel (with some arrangements) on the right side. It also can operate one dc source. Each switches need to have the capability of blocking V_{DC} . Switches S_2 and S_3 can act as a bidirectional switch when b and c are considered as output terminals.
- 3) SM-III has four terminals and four modes with possibility to connect to other modules in series on the left, right, up and down sides, and in parallel on the different arrangements of four terminals. It also can operate one dc source.




Fig. 2. (a) SM-III. (b) and (c) SM-V.




Fig. 3. SMs arrangement.

It is similar to well-known configuration as full-bridge with two extra terminal on top and bottom. The value of the blocked voltage by switches is V_{DC} .

- 4) SM-IV has four terminals and three modes with possibility to connect to other modules in series on the left, side, and in parallel (with some arrangements) on the right side. It also can operate two dc in which the existing of bidirectional switch causes two controlled ways for dc sources. It is well-known as T-Type with one extra terminal on right. Unidirectional switches and bidirectional switch should have the capability of blocking $2V_{DC}$ and V_{DC} , respectively. On the other hand, it generates more output voltage levels with higher voltage stress on switches compared with SM-I and -II.
- 5) SM-V has four terminals and six modes with possibility to connect to other modules in series on the left, side, and in parallel on the different arrangement of four terminals. It also can operate two dc source in which the existing of bidirectional switch causes two controlled ways for dc sources. It is mixed of two well-known configuration as T-Type and half-bridge with two extra terminal on top and bottom. Compared with SM-III, it synthesizes more output voltage levels with higher voltage stress on the switches. Unidirectional switches and bidirectional switches should have the capability of blocking $2V_{DC}$ and V_{DC} , respectively.

It is noticeable that unidirectional switches in all SMs are controlled in one direction and diodes are uncontrolled in opposite direction. The point “a” or “d” in SMs-III and -V become separated, three more modules can be created (see Fig. 2). These SMs would be placed in different parts of MLI structures to present some new topologies. The similarity of SMs arrangement is shown in Fig. 3.

As most loads are resistive-inductive, a switch should handle bidirectional current and sometimes they should block positive and/or negative voltage (bipolar voltages). So that, some switches are combined in parallel or in series in order to be




Fig. 4. Bidirectional switches.




Fig. 5. Creation process of bidirectional switch in T-type module (SM-IV).

capable of handling the power flow in all four power quadrants. These switches that should have bidirectional and bipolar capabilities are generally named bidirectional switches [80]. Bidirectional switched is realized by connecting a few unidirectional switches in different combinations such as shown in Fig. 4. The second one (b) is more commonly, especially in voltage source inverter.

As an example; a combination of two SMs that leads to a bidirectional switch depicted in Fig. 5. Actually, it shows how T-type module can be created by the vertical parallel connection of two half-bridge SMs (SM-I). Here, switches S_1 and S_2 , should handle bidirectional current and withstand the positive and negative voltages of dc sources (V_{DC1} and V_{DC2}). Therefore, this switches can be considered as a bidirectional switch.

III. MULTILEVEL TOPOLOGIES OVERVIEW

In this section, a detailed analysis of MLI topologies is presented based on introduced SMs that were shown in Table I. The main SMs are being connected in series, in parallel or anti-parallel (cross) and it is shown how some published inverters can be derived from them. The MLI topologies fall into two categories according to output voltage polarity: bipolar topologies (with inherent negative voltage polarity) and unipolar topologies (the generation of negative voltage levels with H-bridge). This category is presented in Fig. 6. As can be observed, all studied topologies fits into two abovementioned categories (bipolar and unipolar topologies). Each category is itself divided into three groups according to the type of SMs connection (series, parallel, and mixed connections). Then, all references are placed into these classifications based on their SMs combination, e.g., it can be seen that CHB topology can be created by series connection of SM-III.

A. Topologies With Inherent Negative Voltage Polarity (Bipolar)

As mentioned above, some of MLI converters have the ability to produce both positive and negative output voltage levels

without using H-bridge converter through the load. A review of these types of topologies that the authors named bipolar MLIs, is presented in this part.

The CHB was the first patent that is proposing a topology with the ability to produce the multilevel output voltage from dc sources. It is a good candidate for high-voltage applications due to its modularity. Although, separate dc voltage sources are required for each module that limits its application in higher output voltage levels [81]. Furthermore, it is very appropriate for the fault tolerant applications because of its high redundancy states and modularity [82]. CHB is formed by a series connection of SM-III as shown in Fig. 7. Symmetric and asymmetrical source configuration is investigated in [83]. Table II illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 7 based on the patterns.

Fig. 8(a) is illustrates two series SMs-I, in parallel with one SM-III. This arrangement creates a five-level active neutral point clamped (5L-ANPC) [see Fig. 8(b)] [84]–[86]. Supposing $V_{C1} = V_{C2} = V_{DC}$ and $V_{C3} = \frac{1}{2}V_{DC}$, 5L-ANPC effectively increases the output voltage level and synthesizes five different output levels ($0, \frac{V_{DC}}{2}, V_{DC}, \frac{3V_{DC}}{2}, 2V_{DC}$). As it shown in Fig. 8(c) the three-level ANPC ($0, V_{DC}, 2V_{DC}$) can be obtained from 5L-ANPC by omitting switches S_5, S_6 and dc link (V_{C3}) [87], [88]. Now by eliminating the neutral clamping switches, not their diodes, the classic NPC configuration can be achieved [see Fig. 8(f)] [89], [90]. Indeed, 3L-ANPC is an active form of NPC since using neutral clamping switches instead of clamping diodes. The high required number of diodes, the unequal share of losses between the inner and outer switches and complex voltage balancing are the main drawback of NPC inverters. It should be mentioned that the voltage balancing and the unequal share of losses between switching devices in NPC converters can be solved by neutral clamping switches [91].

In Fig. 8(a), using SM-I instead of the SM-III, a new generalized topology can be offered [see Fig. 8(d)] [92]. The generalized MLI is a horizontal pyramid of SM-I and its three-level topology is shown in Fig. 8(e). In symmetrical source configuration, each switch need to be capable of blocking voltage V_{DC} . Moreover, some existing MLIs can be deduced from this generalized topology. As an example, a 3L-ANPC can be derived by eliminating dc link (V_{C3}). Also, by omitting the neutral clamping switches, not their diodes, the conventional 3L-NPC configuration can be obtained as shown in Fig. 8(f). New configurations using pyramid structure are introduced in [93], [94]. Table III illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 8 based on the patterns. Moreover, a deep investigation of the behavior of a 3L-NPC under different fault condition has been conducted in [95], which demonstrates a certain degree of fault tolerance, but it is restricted.

The FC configuration is achieved by the parallel connection of SMs-I and -III as indicated in Fig. 9. FC converters are not very common as much as NPC in industrial applications, due to their requirement of a high number of capacitors and difficulties of achieving capacitor voltage balancing [96], [97]. In addition, the redundancy states of the FC can be applied to program a fault tolerant operation [98]. Table IV illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 9 based on the patterns.




Fig. 6. Classification of studied MLIs based on main SMs.




Fig. 7. CHB converter. (a) Series connection of SM-III. (b) Presented in [81].

 TABLE II
 SOURCE CONFIGURATION OF THE CHB [81], [83]

Source Configuration	Magnitude of DC voltage sources	N_{level}
Symmetric	$V_{DC1} = V_{dc}$ $V_{DCi} = V_{dc}$ For $i=2, 3, \dots, n$	7 ($n=3$)
	$V_{DC1} = V_{dc}$ $V_{DCi} = 2^{i-1}V_{dc}$ For $i=2, 3, \dots, n$	15 ($n=3$)
Asymmetric	$V_{DC1} = V_{dc}$ $V_{DCi} = 3^{i-1}V_{dc}$ For $i=2, 3, \dots, n$	27 ($n=3$)

Recently, various topologies have been presented with the help of these topologies. As an example, Fig. 10 indicates three topologies using conventional circuits.

Fig. 10(a) shows an FC converter with a built-in 3L-NPC which is presented in [99]. Operating over a wide range of input voltage without connecting any switches in series, high quality output voltage, using fewer components (compared to other classic five-level topologies) are the considerable features of this topology. Moreover, each switch does not have to withstand the voltage stress more than $\frac{1}{4}V_{DC}$ ($V_{DC} = V_{DC1} + V_{DC2}$).

Le and Lee [100] propose a six-level inverter with reduced number of components and single dc source, which reduce the size, weight, and cost of the inverter. As depicted in Fig. 10(b) the two SMs-I and inner 3L-FC unit are combined to create the topology.

The voltage ratings of the switches when $V_{C1} = \frac{1}{3}V_{C2} = V_{C3} = \frac{1}{2}V_{C4} = \frac{1}{5}V_{DC}$ are as follows: $\frac{1}{5}V_{DC}$ for S_1 and S_2 , and $\frac{2}{5}V_{DC}$ for the rest of the switches. Moreover, all the switches possess the same current rating (load current).

The proposed inverter in [101] is developed by combining stacked 3L-FC, one 3L-NPC unit and three SMs-III [see Fig. 10(c)]. Assuming $V_{DC1} = V_{DC2} = V_{DC3} = \frac{1}{2}V_{C1} = \frac{1}{2}V_{C2} = \frac{1}{2}V_{C3} = \frac{1}{4}V_{C4} = \frac{1}{8}V_{C5} = \frac{1}{16}V_{C6} = \frac{1}{3}V_{DC}$, the topology synthesizes forty-nine levels at the out terminals. The concept can be simply extended to obtain higher voltage levels. The comparison of modified nine-level inverter with other existing nine-level topologies is fully investigated in [101].

A new cascaded seven-level inverter with a single dc source presented in [102]. It is created by the series connection of SMs-III and adding two switches as shown in Fig. 11. Compared with the traditional CHB, the proposed topology replaces all dc sources with capacitors, leaving only one H-bridge cell with a dc source and adds two switches as charging switches. For a symmetrical source configuration, switches of each SM need to withstand the voltage stress of V_{DC} but charging switches (S_{13} and S_{14}) need to have the capability of blocking $2V_{DC}$. Moreover, its high redundancy states make it suitable for the fault tolerant application. Table V illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 11 based on the patterns.




Fig. 8. NPC converter. (a) Mixed connection of SMs-I and -III. (b) 5L-ANPC [84]–[86]. (c) 3L-ANPC [87], [88]. (d) Mixed connection of SMs-I. (e) P2 converter [92]. (f) Conventional 3L-NPC [89], [90].

TABLE III
SOURCE CONFIGURATION OF THE 3L-NPC [89], [90]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{C1} = V_{C2} = V_{C3} = \frac{1}{2} V_{dc}$ For $i=2, 3, \dots, n$	3 ($n=2$)




Fig. 9. FC converter. (a) Parallel connection of SMs-I. (b) Presented in [96] and [97].

TABLE IV
SOURCE CONFIGURATION OF THE 3L-FC [96], [97]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{C1} = V_{DC}$ $V_{C2} = V_{C3} = \frac{1}{2} V_{DC}$ For $i=2, 3, \dots, n$	3 ($n=2$)

There are various SMs which can be used in the MMCs. SM-I is the most basic module that can be used in MMCs for bidirectional ac–dc conversion (see Fig. 12) [103]–[106].

The proposed circuit in [107] and [108] consists of two SMs-III, which are connected in parallel to form a new three-level SM as depicted in Fig. 12. The proposed 3L-SM that can be replaced by two SMs-I, named double-SM. Double-SM has eight switches meaning that it has more switches compared to two SMs-I. However, always two switches conducting in parallel and switches' current rating is only half of the current rating in SM-I. Thus, the combined power rating of the switches in the double-SM is equal to SMs-I. In practical, several switches may sometimes be connected in parallel to increase the current rating of the SMs. In such a case, double-SM can be implemented with exactly the same components. Table VI illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 12 based on the patterns.

A topology with symmetrical source configuration and asymmetrical output waveform is presented in [109], which created by putting a dc source between output terminals of SM-V is shown in Fig. 13. Complementary module with asymmetrical output should be connected to each other in order to create a symmetrical output voltage waveform as is depicted in Fig. 13. For symmetrical source configuration ($V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$); switches S_1 and S_2 , switch S_3 , and switches S_4 and S_5 need to have the capability of blocking $2V_{DC}$, V_{DC} , and $3V_{DC}$, respectively. Despite the fact that all input sources are not used optimally but compared to CHB it using fewer number of components. Furthermore, it is not very suitable for the fault tolerant applications because of its low redundant states. Table VII illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 13 based on the patterns.

The presented work in [110] proposes a new MLI with asymmetrical source configuration that formed by series connection




Fig. 10. MLIs with combination of CHB, NPC, and FC. (a) FC with a built-in NPC converter [99]. (b) Combination of FC and SM-I [100]. (c) Combination of stacked FC, NPC, and CHB (SMs-III) [101].




Fig. 11. Single source MLI based on CHB converter. (a) Combination of SM-III. (b) Presented converter in [102].

TABLE V
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [102]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{C1} = V_{C2} = V_{C3} = V_{dc}$ For $i=2, 3, \dots, n$	7 ($n=3$)




Fig. 12. MMC and the schematic diagram of various SMs [103]–[108].

TABLE VI
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [107] AND [108]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{C1} = V_{C2} = V_{C3} = \frac{1}{2} V_{dc}$ For $i=2, 3, \dots, n$	3 ($n=2$)




Fig. 13. One leg of the MMC with asymmetrical SMs [109].

TABLE VII
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [109]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{dc}$ For $i=2, 3, \dots, n$	6 ($n=3$)

of SMs-III with parallel connection of SM-I as shown in Fig. 14. The proposed topology uses a single dc source and four floating capacitors that can generate all required voltage levels. The upper and lower switches in each module are switched in complementary fashion and should be capable of blocking unequal voltage of the related capacitor values (dc link), except switches S_1 and S_2 that should bear blocking voltage equal to the subtraction of the input voltage values of V_{DC} and V_{C1} . Moreover, each voltage level can be generated using one or more switching states (voltage redundancies). By switching through the redundant switching combinations, the current through capacitors can be reversed and their voltages can be balanced. The advantage of the proposed configuration is modularity and symmetry in structure that enables the inverter to be extended to more number of phases like five phase and six phase configurations with the same control scheme and using a single




Fig. 14. (a) Parallel and series connection of SMs-I and -III. (b) Presented in [110].

TABLE VIII
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [110]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Asymmetric	$V_{Ci} = \frac{1}{2^{i-1}} V_{DC}$ For $i=1, 2, \dots, n$	17 ($n=5$)

dc link for three-phase structure. Besides, it can be utilized for the fault tolerant applications because of its high redundant states. Table VIII illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 14 based on the patterns.

The packed U-cell (PUC) topology is presented in [111]–[125]. This topology uses a small number of components and can be realized by the parallel connection of SMs-I and -III or two SMs-III and omitting spare switches (marked ones) as shown in Fig. 15(a)–(c). The topology is obtained from the simple and understandable arrangement of components. It uses six switches, one dc source and one capacitor to generate output voltage levels. In order to get the most output of this topology, symmetric source configuration cannot be utilized. Capacitor voltage amplitude is maintained at one-second of the dc source voltage (binary). So that, the PUC topology synthesizes five levels at the output terminals [122], [123]. This topology can create seven levels at the output terminals if the capacitor voltage value maintains at one-third of the voltage level of the dc source (trinary) [124], [125]. Moreover, the number of output voltage levels from given input sources can be increased by adding two crossover switches as shown in Fig. 15(f) [126]. It is worth mentioning that this structure is composed of two SMs-III. All switches should tolerate the load current. High energy conversion quality using less number of devices, low production cost, minimum voltage blocking by switches are mentioned as merits of this topology.

By cross connection of above-mentioned SMs and omitting spare switches (marked ones) [see Fig. 15(d) and (e)] presented topology in Fig. 15(g) can be achieved [127]–[133]. The topology consists of unidirectional switches and dc sources. The proposed topology can be used in symmetric or asymmetric source configuration. In this topology various switches required to have different voltage blocking capability in symmetrical and asymmetrical source configuration, for example; switches S_1 &

S_2 , switches S_7 & S_8 , and switches S_3 & S_4 need to have the capability of blocking V_{DC1} , V_{DC2} and $V_{DC1} + V_{DC2}$, respectively. All of the switches, when conducting, should be able to withstand the load current. Asymmetrical source configuration is completely investigated in [130] and [133]. By adding two crossover switches as shown in Fig. 15(h), the number of output voltage levels from given input sources can be increased [134]. The topology requires less number of switches as well as gate drives compared with CHB to synthesize same number of output voltage levels.

Fig. 15(i) shows the topology of [135] which is actually a new arrangement of Fig. 15(g). New extension of this topology [see Fig. 15(i)] is proposed in [136] that increases the output voltage levels and decreases the number of required components and total blocking voltage by switches. With small changes, by substituting one SM-I with SM-IV the proposed topology in [137] and [138] can be created [see Fig. 15(j)]. The topology consists of dc sources, unidirectional and bidirectional switches. This topology presented and investigated in symmetrical and asymmetrical source configuration. The important disadvantage of the topology is that switches S_3 and S_4 have to be able to withstand the total voltage of input sources. Moreover, it does not support trinary source configuration because it is not able to create all additive and subtractive combination of the input voltage levels.

By substituting both SM-I with SM-IV in Fig. 14(i), the proposed topology in [139] can be achieved as shown in Fig. 15(k). In this topology $V_{DC1} = V_{DC2} = V_{DC}$ and $V_{DC3} = V_{DC4} = nV_{DC}$, where $n = 2$ or 3 . Different extension types of topology is investigated and suggested in [140]–[142]. Also, the number of dc sources in this topology can be reduced by half as it proposed in [143] and [144] [see Fig. 15(m)].

The proposed topology in [145] and [146] can be created by substituting SM-I with SM-IV in Fig. 15(j) as shown in Fig. 15(l). The topology demands a mix of dc sources, unidirectional and bidirectional switches. It is obvious that each power switches should be capable of blocking unequal voltage. This topology proposed and investigated in asymmetrical source configuration (binary). Switches S_3 and S_5 need to be capable of blocking total voltage of the input sources.

Moreover, this topology does not support trinary source configuration because it is not able to create all additive and subtractive combination of the input voltage levels. This limitation is solved in [147] by adding a bidirectional switch as shown in Fig. 15(n). Moreover, the number of dc sources can be reduced by half as it presented in [148], which improved economic implementation cost [see Fig. 15(o)].

Additionally, the topology shown in Fig. 15(h) can be utilized to program a fault tolerant operation due to its high redundancy states. But the other presented topologies can also be more appropriate for the fault tolerant applications if the proposed method in [149] is used. Actually, an addition of switch is proposed which enables alternative states for the missing states and hence enables fault tolerant operation in the event of any single switch failure.

Table IX illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 15 based on the patterns.




Fig. 15. (a) Parallel connection of SMs-III. (b) Parallel connection of SMs-I and -III. (c) Presented in [111]–[125]. (d) Cross connection of SMs-III. (e) Cross connection of SMs-I and -III. Presented in (f) [126], (g) [127]–[133], (h) [134], (i) [135], [136], (j) [137], [138], (k) [139]–[142], (l) [143], [144], (m) [145], [146], (n) [147], and (o) [148].

The proposed cascade topology for multilevel converter in [150] comprises cross and parallel connection of SMs-I and -II (see Fig. 16). As Fig. 16(b) shows the proposed topology consists of eight unidirectional switches, two bidirectional switches, and four dc sources. Its two sources in the left-hand have the same voltage value. Moreover, the values of two dc sources in the right-hand are the same but different from left-hand ones.

It is obvious that switches have to block different amount of voltage, especially switches S_6 and S_7 because the voltage they should block is proportional to maximum output voltage. Furthermore, the number of components increase as the number of levels goes up. Although, these problems restrict the topology for high voltage application, cascade structure of the proposed topology makes it suitable. Additionally, it is not very

TABLE IX
SOURCE CONFIGURATION OF FIG. 15

Source Configuration	Magnitude of DC voltage sources	N_{Level}
c	Asymmetric $V_{DC1} = V_{DC}$ $V_{DCi} = 2^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	5
	Asymmetric $V_{DC1} = V_{DC}$ $V_{DCi} = 3^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	7
f	Asymmetric $V_{DC1} = V_{DC}$ $V_{DCi} = 3^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	9
h	Symmetric $V_{DC1} = V_{DC}$ $V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	5
	Asymmetric $V_{DC1} = V_{DC}$ $V_{DCi} = 3^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	9 (n=2)
g	Symmetric $V_{DC1} = V_{DC}$ $V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	5
	Asymmetric $V_{DC1} = V_{DC}$ $V_{DCi} = 2^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	7
i	Symmetric $V_{DC1} = V_{DC}$ $V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	5
	Asymmetric $V_{DC1} = V_{DC}$ $V_{DCi} = 2^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	7
k	Symmetric $V_{DC1} = V_{DC}$ $V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	9
	Asymmetric $V_{DC1} = V_{DC4} = V_{DC}$ $V_{DC2} = V_{DC3} = 2V_{DC}$ Similar for next modules	13 (n=4)
	Asymmetric $V_{DC1} = V_{DC4} = V_{DC}$ $V_{DC2} = V_{DC3} = 3V_{DC}$ Similar for next modules	17
j	Symmetric $V_{DC1} = V_{DC2} = V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	7
	Asymmetric $V_{DC1} = V_{DC}$ $V_{DC2} = V_{DCi} = 2^{i-1}V_{DC}$ For $i=2, 3, \dots, n$	11 (n=3)
l	Asymmetric $V_{DC1} = V_{DC4} = V_{DC}$ $V_{DC2} = V_{DC3} = 2V_{DC}$ Similar for next modules	13
m	Asymmetric $V_{DC1} = V_{DC4} = V_{DC}$ $V_{DC2} = V_{DC3} = 2V_{DC}$ Similar for next modules	13 (n=4)
	Asymmetric $V_{DC1} = V_{DC4} = V_{DC}$ $V_{DC2} = V_{DC3} = 3V_{DC}$ Similar for next modules	17

appropriate for fault tolerant applications because its redundant states are low. Table X illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 16 based on the patterns.

If SM-I linked together in vertical series and then be connected in horizontal parallel and also spare dc sources be removed as shown in Fig. 17 the presented topology in [151] is created. The topology requires bidirectional switches and dc sources to generate the required voltage levels at the output




Fig. 16. (a) Mixed connection of SMs-I and -II. (b) Presented in [150].

TABLE X
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [150]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Asymmetric	$V_{DC1} = V_{DC2} = V_{DCi} = V_{DCi}$ $V_{DC3} = V_{DC4} = V_{DCi} = 2V_{DCi}$ For $i=2, 3, \dots, n$	13 (n=4)




Fig. 17. (a) Vertical series and horizontal parallel connection of SMs-I. (b) Presented in [151] and [152].

TABLE XI
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [151], [152]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	7 (n=4)

terminals. For a symmetrical source configuration, switches S_1 , S_2 , S_9 , and S_{10} need to withstand the voltage stress of $4V_{DC}$, switches S_3 , S_4 , S_7 , and S_8 need to bear the voltage stress of $3V_{DC}$, switches S_5 and S_6 need to have the capability of blocking $2V_{DC}$. Moreover, asymmetrical source configuration is also possible to be employed [152]. Moreover, it cannot be utilized to program a fault tolerant operation since its redundancy states are low. Table XI illustrates the pattern of the dc sources and




Fig. 18. (a) Parallel connection of SMs-I and -V. (b) Suggested in [153].

TABLE XII
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [143]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Asymmetric	$V_{DC1} = V_{DC2} = 2V_C = \frac{1}{2}V_{DC}$ Similar for next modules	5 ($n=3$)

TABLE XIII
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [154]–[172]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DCi} = V_{DC}$ For $i=2, 3, \dots, n$	7 ($n=3$)

the number of output voltage levels for Fig. 17 based on the patterns.

A variation of the ANPC concept is suggested in [153] which is created by parallel connections of SMs-III and -V as indicated in Fig. 18. The proposed topology includes eight switches, two dc sources and one dc capacitor. Compared to five level ANPC, it has the same number of components but the voltage ratings of the switches are different. The voltage ratings of the switches when $V_{DC1} = V_{DC2} = 2V_C = \frac{1}{2}V_{DC}$ are as follows: $\frac{3}{4}V_{DC}$ for S_1 and S_2 , and $\frac{1}{4}V_{DC}$ for the rest of the switches. Table XII illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 18 based on the patterns.

B. Topologies With H-Bridge (Unipolar)

There are two general kinds of multilevel converters from different aspect to generate levels as inherently or by H-bridge (bipolar and unipolar). Studied MLIs in pervious section have the ability to generate both positive and negative output voltage levels. Some other multilevel converters generate only positive polarity at the first part, and at the second part, H-bridge converts the polarity waveform to bipolar as positive and negative half-cycle to produce ac voltage. On other hand, the first part refers to “level-generation part” and the second part, H-bridge, refers to “polarity-generation part.” Although Topologies with H-bridge have lower components but it might H-bridge circuits tolerate high switch stress. The unipolar MLIs have a high risk in the fault tolerant in which if one of each switch in H-bridge part is failed, the MLIs will be lost all negative or positive levels. These presented MLIs that can be architected from main SMs are indicated and discussed in this section.

By series connection of SMs-I (cascaded half bridge cells) as shown in Fig. 19(a) the level-generation part of the proposed




Fig. 19. (a) Series connection of SMs-I. (b) Presented in [154]–[165]. (c) Proposed in [166]–[172].




Fig. 20. (a) Series connection of SMs-I. (b) Proposed in [173].

TABLE XIV
SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [173]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Asymmetric	$V_{C1} = V_{C2} = \frac{1}{2}V_{DC}$ Similar for next modules	5 ($n=2$)

topology in [154]–[164] can be created [see Fig. 19(b)]. At the end of series connection, H-bridge is added as the polarity-generation part. In level-generation part, each switch should tolerate the voltage of related dc source(s). It is obvious that each switch of polarity-generation part must be capable to block the sum of the input voltage. Therefore, compared to the level-generation switches, H-bridge switches are rated higher. Although they operate at fundamental switching frequency. Meanwhile, unequal source configuration is not investigated in [154]–[164] but the binary source configuration, not trinary, can be employed [165]. The binary topology demands less number of switches as well as gate drives in comparison with CHB to synthesize the same number of output voltage levels. Table XIII shows the pattern and number of levels for symmetric and asymmetric of the topology. It can be simplified as a different topology in which the switches can be replaced with diodes as depicted in




Fig. 21. (a) Parallel connection of SMs-I and -III. Presented in (b) [174], [175], (c) [176], (d) and (e) [177], [178], (f) [179], and (g) [180].

TABLE XV
SOURCE CONFIGURATION OF FIG. 21

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$ For $i=2, 3, \dots, n$	$7 (n=3)$




Fig. 22. (a) Parallel connection of SMs-I and -II. (b) Presented in [181] and [182].

TABLE XVI

SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [181] AND [182]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$ For $i=2, 3, \dots, n$	$7 (n=3)$

TABLE XVII

SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [183]–[185]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$ For $i=2, 3, \dots, n$	$7 (n=3)$

Fig. 19(c) [166]–[172]. This topology is unable to supply inductive loads due to the diodes cannot conduct negative currents. These sorts of topologies are renowned as none-regeneration topology.




Fig. 23. (a) Series and parallel connection of SMs-I and -II. (b) Proposed in [183]–[185].




Fig. 24. (a) Mixed connection of SMs-I and -III. (b) Presented in [186].

TABLE XVIII

SOURCE CONFIGURATION OF THE PRESENTED TOPOLOGY IN [186]

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$ For $i=2, 3, \dots, n$	$7 (n=3)$

TABLE XIX

SOURCE CONFIGURATION OF FIG. 22

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$ For $i=2, 3, \dots, n$	$7 (n=3)$

TABLE XX

SOURCE CONFIGURATION OF FIG. 23

Source Configuration	Magnitude of DC voltage sources	N_{Level}
Symmetric	$V_{DC1} = V_{DC2} = V_{DC3} = V_{DC}$ For $i=2, 3, \dots, n$	$15 (n=7)$

TABLE XXI
COMPARISON DETAILS OF SYMMETRICAL MLI

Ref.	N_{Switch}	$N_{\text{Gate Drives}}$	N_{Diode}	N_{DC}	$N_{\text{Capacitor}}$	$(\text{TSV})_{xV_{\text{DC}}}$	Negative level
CHB	$4 \left\lceil \frac{N_L}{2} \right\rceil$	$4 \left\lceil \frac{N_L}{2} \right\rceil$	$4 \left\lceil \frac{N_L}{2} \right\rceil$	$\left\lceil \frac{N_L}{2} \right\rceil$	–	$4 \left\lceil \frac{N_L}{2} \right\rceil$	inherent
[102]	$14 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$14 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$14 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$14 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
[109]	$11 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	$11 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	–	$22 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	inherent
[128]	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	–	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	inherent
[134]	$10 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	–	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	inherent
[135]	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$\left\lceil \frac{N_L}{2} \right\rceil$	–	$12 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	inherent
[150]	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$7 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$13 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
[151]	$2(N_L + 1)$	$N_L + 1$	$2(N_L + 1)$	$\left\lceil \frac{N_L}{2} \right\rceil$	–	$\frac{(N_L + 1)(3N_L - 1)}{8}$, for odd sources $\frac{(N_L + 1)(3N_L + 5)}{8}$, for even sources	inherent
[155]	$N_L + 3$	$N_L + 3$	$N_L + 3$	$\left\lceil \frac{N_L}{2} \right\rceil$	–	$3(N_L - 1)$	with H-bridge
[173]	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	with H-bridge
[175]	$\frac{3N_L - 1}{2}$	$\frac{3N_L - 1}{2}$	$\frac{3N_L - 1}{2}$	$\left\lceil \frac{N_L}{2} \right\rceil$	–	$\frac{7N_L - 13}{2}$	with H-bridge
[176]	$\frac{3N_L - 1}{2}$	$\frac{3N_L - 1}{2}$	$\frac{3N_L - 1}{2}$	1	$\left\lceil \frac{N_L}{2} \right\rceil$	$\frac{7N_L - 13}{2}$	with H-bridge
[178]	$22 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$22 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$28 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$88 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	with H-bridge
[179]	$9 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$9 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$11 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$17 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	with H-bridge
[180]	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$14 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$17 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	with H-bridge
[182]	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$21 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	with H-bridge
[184]	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$19 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	with H-bridge
[186]	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$11 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$19 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	with H-bridge
[184]	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$22 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	with H-bridge
[192]	$10 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$7 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$4 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	–	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	with H-bridge
[194]	$16 \left\lceil \frac{N_L - 3}{14} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 3}{14} + 1 \right\rceil$	$16 \left\lceil \frac{N_L - 3}{14} + 1 \right\rceil$	$7 \left\lceil \frac{N_L - 3}{14} + 1 \right\rceil$	–	$72 \left\lceil \frac{N_L - 3}{14} + 1 \right\rceil$	with H-bridge
[195]	$16 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$16 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	–	$44 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	with H-bridge

Presented cascaded multilevel converter in [173] can be achieved by connection of two SMs-I as illustrated in Fig. 20. It contains eight switches, one dc source, and two capacitors. It uses remarkable less number of dc sources against the conventional topologies. The switches of level-generation part (S_1 – S_4) are operated at higher switching frequency than the switches in polarity-generation that are operated at fundamental frequency. Moreover, polarity-generation part's switches should be able to tolerate total output voltage ($V_{\text{DC}1} + V_{\text{DC}2}$), while the

value of the blocked voltage by level-generation part's switches is the half of this amount (V_{DC}). Table XIV illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 20 based on the patterns.

Two SMs-III in central and two SMs-I in sides as shown in Fig. 21(a) create the presented topology in [174] and [175] and a new face of this topology can be made by removing of switches S_4 , S_8 , and S_{12} as depicted in Fig. 21(b). Different output voltage levels can be synthesized by choice of paths from dc sources




Fig. 25. (a) Vertical parallel connection SMs-I and -II. Presented in (b) [187], and (c) [188]–[193].




Fig. 26. (a) Parallel connection of SMs-I and adding a dc source. Presented in (b) [194] and (c) [195].

and semiconductors. Each switch of level-generation part stands the voltage of one dc source (V_{DC}). It is noticeable that the zero voltage level cannot be generated by level-generation part, therefore the zero level is generated by H-bridge. On asymmetric side attitude, binary and trinary source configuration were not offered in [174] and [175] but binary source configuration can be employed. In comparison with CHB, the topologies use less number of switches with the same number of dc sources to synthesize the same number of output voltage levels.

There are some similarities between proposed topology and the ones presented in [176]–[180] [see Fig. 21(b)–(g)]. These topologies presented with the aim of using less number of components and especially isolated dc sources. The single source structure of the circuit is depicted in Fig. 21(c). It is capable to replace dc sources with dc capacitors [176].

Fig. 21(d) is the circuit with some small changes in [177] and [178] [see Fig. 21(c)] as switch S_3 replaced with D_1 and also switches S_6 and S_{10} connected to diodes D_2 and D_3 in series and then directly connected to negative terminal of dc sources. It is obvious that the topology generates positive output voltage levels. Consequently, it is not proper to use for inverter applications with positive and negative half-cycle. In order to synthesize a full-cycle waveform, the configuration shown in Fig. 21(e) is proposed. Fig. 21(d) uses this structure instead of using H-bridge.

Modifications are more tangible in [179] [see Fig. 21(f)]. Switch S_6 changed to D_2 . Also, Diode D_1 connected to S_3 in series and then directly connected to the upside.

More switches are changed to diodes in proposed topology in [180], which is shown in Fig. 21(g). That reduce the complexity and number of the gate drivers because of using less number of switches. It is simple to be extended to higher output voltage level. Table XV illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 21 based on the patterns.

The topology of [154]–[165], which was shown in Fig. 19(b), is redesigned in Fig. 22(b) [181], [182]. This topology is created by parallel connection of SMs-I and -II, that form level-generation part [see Fig. 22(a)]. Asymmetric configuration is not possible to be employed in this converter, so it should be applied symmetrically. Despite the fact that dc sources are equal, various switches with different voltage rate are required. For example, switches S_2 , S_6 , and S_8 should be capable to block V_{DC} , $2V_{DC}$, and $3V_{DC}$, respectively. Table XVI illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 22 based on the patterns.

By series and parallel connection of SMs-I, -II and eliminating the unused switch as indicated in Fig. 23 the proposed topology in [183]–[185] can be achieved. The level-generation part operates at the low frequency and its switches withstand VDC in symmetrical mode. Extendibility and using a single dc link for three-phase structure are other features of this topology. Furthermore, asymmetric configuration source cannot be considered due to all of the output voltage levels is not reachable. Table XVII illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 23 based on the patterns.

TABLE XXII
COMPARISON DETAILS OF ASYMMETRICAL MLI

Ref.	N_{Switch}	$N_{\text{Gate Drives}}$	N_{Diode}	N_{DC}	$N_{\text{Capacitor}}$	$(\text{TSV})_{xV_{\text{DC}}}$	Negative level
CHB (binary)	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
CHB (ternary)	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	–	$16 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	inherent
[122]	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{4} + 1 \right\rceil$	inherent
[124]	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
[126]	$10 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$\left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	$20 \left\lceil \frac{N_L - 2}{8} + 1 \right\rceil$	inherent
[128]	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
[134]	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$14 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
[136]	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$6 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	$2 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	–	$12 \left\lceil \frac{N_L - 2}{6} + 1 \right\rceil$	inherent
[137]	$8 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	$7 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	$3 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	–	$22 \left\lceil \frac{N_L - 3}{10} + 1 \right\rceil$	inherent
[139]	$10 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$4 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	–	$25 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	inherent
[145]	$10 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$8 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$4 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	–	$28 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	inherent
[147] (binary)	$12 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$9 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$4 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	–	$29 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	inherent
[147] (ternary)	$12 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$9 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	$4 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	–	$39 \left\lceil \frac{N_L - 3}{16} + 1 \right\rceil$	inherent
[150]	$12 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$10 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$12 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	$4 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	–	$30 \left\lceil \frac{N_L - 2}{12} + 1 \right\rceil$	inherent

Babaei *et al.* [186] suggested a new topology with reduced number of components that can be created by mixed connection of SMs-I, -III and omitting the marked switches as shown in Fig. 24. It synthesizes seven output voltage levels by three dc voltage sources (symmetrical source configuration) and twelve switches (level- and polarity-generation part's switches). As it mentioned in previous topologies, this circuit needs an H-bridge to generate both positive and negative half-cycle output voltage. Since $V_{\text{DC1}} = V_{\text{DC2}} = V_{\text{DC3}} = V_{\text{DC}}$, the voltage ratings of the switches are as follows: level-generation part's switches tolerate V_{DC} and polarity-generation part's switches (H-bridge) should withstand the total voltage created by the level-generation part ($3V_{\text{DC}}$). Table XVIII illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 24 based on the patterns.

The arrangement of SM-I and -II as in vertical parallel connection [see Fig. 25(a)] can be reformed to create the topology [187] as depicted in Fig. 25(b). The level-generation part consists of unequal dc sources and bidirectional switches. These switches are implemented with different voltage stress: switches S_1 and S_4 need to be capable of voltage blocking $3V_{\text{DC}}$ whereas switches S_2 and S_3 need to tolerate the voltage stress of $2V_{\text{DC}}$. Likewise, polarity-generation part's switches need to bear the maximum output voltage. Some subtractive and additive combination of the input voltage levels cannot be achieved. Then asymmetrical configuration source cannot be employed.

It is noticeable that the proposed topology in [188]–[193] can be created by grounding the common point of level-generation part's switches and removing two switches (S_1 and S_6) as indicated in Fig. 25(c). Various switches need to withstand different voltage stress, switches S_2 should be rated $2V_{\text{DC}}$ whereas switches S_1 and S_3 should be rated at $3V_{\text{DC}}$. Moreover, polarity-generation part's switches (Q_1 – Q_4) need to be capable of voltage blocking $4V_{\text{DC}}$. These switches operate at the fundamental switching frequency. The specification of this topology is the reduced number of components in comparison with the conventional topologies. This topology can be implemented with a single dc link in three-phase inverter. Furthermore, unequal sources cannot be employed since all additive and subtractive combination of input voltage sources cannot be obtained. It is noticeable that switches S_1 and S_6 can be unidirectional switch. As shown in Fig. 25(b), the marked part assumed as a module, and this module is exactly used in [150]–[152] and also [194] and [195] (see Fig. 16, 17, and 26). Table XIX illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 25 based on the patterns.

Fig. 25(a) is added to single dc source on both sides to create the Fig. 26(a). In this topology some unidirectional switches are reformed to bidirectional switches as depicted in Fig. 26(b) [194]. It is noticeable that the level-generation part is not able to generate the zero level and the zero level is produced by H-bridge. Considering equal sources, switches S_1 , S_6 , S_7 , and S_{12} need to work on the voltage stress of $3V_{\text{DC}}$ and the re-




Fig. 27. Comparison details of symmetrical MLI. (a) Variation of N_{switches} versus N_{level} . (b) Variation of N_{diodes} versus N_{level} . (c) Variation of N_{drivers} versus N_{level} . (d) Variation of $N_{\text{DCsources}}$ versus N_{level} . (e) Variation of $N_{\text{capacitors}}$ versus N_{level} . (f) Variation of $\text{TSV}_{(\text{pu})}$ versus N_{level} . $R_1 = \text{CHB}$, $R_2 = [102]$, $R_3 = [109]$, $R_4 = [128]$, $R_5 = [134]$, $R_6 = [135]$, $R_7 = [150]$, $R_8 = [151]$, $R_9 = [155]$, $R_{10} = [173]$, $R_{11} = [175]$, $R_{12} = [176]$, $R_{13} = [178]$, $R_{14} = [179]$, $R_{15} = [180]$, $R_{16} = [182]$, $R_{17} = [184]$, $R_{18} = [186]$, $R_{29} = [187]$, $R_{20} = [192]$, $R_{21} = [194]$, $R_{22} = [195]$.

TABLE XXIII
HIGHLIGHTS OF BIPOLAR TOPOLOGIES OF MLIs

Topology	Benefits	limitations
CHB [68-70,81,83]	<ul style="list-style-type: none"> Modular and simple structure. Easy to extend to higher levels. Requires only unidirectional switches. Appropriate for fault tolerant application. Asymmetric source configuration can be employed. Can be implemented as a single DC source configuration [102]. 	<ul style="list-style-type: none"> Less number of output voltage level. Requires more number of gate driver circuit. Requires a number of DC sources to increase the output voltage. Switches have to bear blocking voltage equal to the input voltage value. Loss of modularity (asymmetric source configuration). Implement cost is high (asymmetric source configuration). Switches are differently voltage rated (asymmetric source configuration).
NPC [71-73,89,90]	<ul style="list-style-type: none"> Good candidate for industrial applications. Reduces the number of required DC sources. Appropriate for fault tolerant application. the voltage balancing and the unequal share of losses between switching devices in NPC converters can be solved by neutral clamping switches [84-88] 	<ul style="list-style-type: none"> The complexity of voltage balancing circuit. The unequal share of losses between inner and outer switches. Requires more components (especially, diodes).
FC [74,75,95,96]	<ul style="list-style-type: none"> Reduces the number of required DC sources. Appropriate for fault tolerant application. 	<ul style="list-style-type: none"> The complexity of voltage balancing circuit. Requires more components (especially, capacitors).

TABLE XXIII
(CONTINUED)

[107,108]	<ul style="list-style-type: none"> • Modular and simple structure. • Switches' current rating are reduced. • Can be implemented with exactly the same components. 	<ul style="list-style-type: none"> • The complexity of voltage balancing circuit. • Requires more number of gate driver circuit.
[109]	<ul style="list-style-type: none"> • Modular and simple structure. 	<ul style="list-style-type: none"> • Asymmetric output waveform. • Switches are differently voltage rated. • Not appropriate for Fault tolerant application. • Requires more components (especially, DC sources).
[110]	<ul style="list-style-type: none"> • Modular and simple structure. • Easy to extend to higher levels. • Requires only unidirectional switches. • Single DC link feeds all the three phases. • Reduces the number of required DC sources. 	<ul style="list-style-type: none"> • Switches are differently voltage rated. • The complexity of voltage balancing circuit. • Requires more number of gate driver circuit.
[111-126]	<ul style="list-style-type: none"> • Simple structure. • Easy to synthesize more output voltage by adding two crossover switches [126]. 	<ul style="list-style-type: none"> • Loss of modularity. • DC links are mandatory asymmetric. • Switches are differently voltage rated. • The complexity of voltage balancing circuit. • Requires a mix of unidirectional and bidirectional switches.
[127-134]	<ul style="list-style-type: none"> • Modular and simple structure. • Easy to extend to higher levels. • Asymmetric source configuration can be employed. • Easy to generate more output voltage by adding two crossover switches [134]. • Fault tolerant operation capability using redundant switching states [134]. • Considerably using less number of components compared to CHB topology. • Less number of conducting current path devices (compared to CHB topology) 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for Fault tolerant application. • Implement cost is high (asymmetric source configuration).
[135,136]	<ul style="list-style-type: none"> • Simple structure. • Easy to extend to higher levels. • Asymmetric source configuration can be employed. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated.
[137,138]	<ul style="list-style-type: none"> • Modular and simple structure. • Easy to extend to higher levels. • Asymmetric source configuration can be employed. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Requires a mix of unidirectional and bidirectional switches. • Trinary and binary source configuration cannot be employed.
[139-144]	<ul style="list-style-type: none"> • Modular and simple structure. • Easy to extend to higher levels. • Asymmetric source configuration can be employed. • The number of DC sources can be reduced by half using capacitors [143,144]. 	<ul style="list-style-type: none"> • Switches are differently voltage rated. • Requires a mix of unidirectional and bidirectional switches. • Trinary and binary source configuration cannot be employed.
[145,147]	<ul style="list-style-type: none"> • Modular and simple structure. • Easy to extend to higher levels. • Only binary source configuration can be employed [145,146]. • Binary and trinary source configuration can be employed by adding a bidirectional switch [147] 	<ul style="list-style-type: none"> • Requires more number of DC sources. • Switches are differently voltage rated. • Requires a mix of unidirectional and bidirectional switches. • Trinary source configuration cannot be employed [145,146].
[150]	<ul style="list-style-type: none"> • Modular structure. • Easy to extend to higher levels. • Asymmetric source configuration can be employed. 	<ul style="list-style-type: none"> • Switches are differently voltage rated. • Not appropriate for fault tolerant application. • Requires a mix of unidirectional and bidirectional switches.
[151,152]	<ul style="list-style-type: none"> • All switches are bidirectional. • Easy to extend to higher levels. • Requires less number of gate driver circuit. • Appropriate for fault tolerant application. • Less number of conducting current path devices (only two switches). • Asymmetric source configuration can be employed. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for fault tolerant application. • Some levels are skipped (asymmetric source configuration).
[153]	<ul style="list-style-type: none"> • Simple structure. 	<ul style="list-style-type: none"> • Switches are differently voltage rated. • Similar to 5L-ANPC but with more voltage stress on switches.




Fig. 28. Comparison details of asymmetrical MLI. (a) Variation of $N_{\text{switches/diodes}}$ versus N_{level} . (b) Variation of N_{drivers} versus N_{level} . (c) Variation of $N_{\text{DC sources}}$ versus N_{level} . (d) Variation of $N_{\text{capacitors}}$ versus N_{level} . (e) Variation of $\text{TSV}_{(\text{pu.})}$ versus N_{level} . $R_1 = \text{CHB (binary)}$, $R_2 = \text{CHB (ternary)}$, $R_3 = [122]$, $R_4 = [124]$, $R_5 = [126]$, $R_6 = [128]$, $R_7 = [134]$, $R_8 = [135]$, $R_9 = [137]$, $R_{10} = [139]$, $R_{11} = [145]$, $R_{12} = [147]$ (binary), $R_{13} = [147]$ (ternary), $R_{14} = [150]$.

minded switches in level-generation part need to bear the voltage stress of $2V_{\text{DC}}$. Also, the switches in the polarity-generation part tolerate $7V_{\text{DC}}$ (total output voltage level generated by level-generation part). Moreover, asymmetric configuration source cannot be employed since all additive and subtractive combination of input voltage sources cannot be obtained. The proposed topology in [195] [see Fig. 26(c)] can be achieved by deleting the middle dc source ($V_{\text{DC}4}$) in Fig. 26(b). It precisely has the same features as aforementioned topology. Table XX illustrates the pattern of the dc sources and the number of output voltage levels for Fig. 26 based on the patterns.

IV. COMPARISON DISCUSSION

As it discussed in this paper there are many structures for multilevel with different features and there are many applications to apply these multilevel converters. Thus suitable topology should be selected for each application. Tables XXI and XXII are useful to choice desire multilevel. Moreover, Figs. 27 and 28 give

a great and wide attitude to find the related structure based on the number of levels versus TSV and number of components.

It depends on the number of dc sources for renewable dc sources applications [see Figs. 27(d) and 28(c)], the switch stress for higher voltage applications [see Figs. 27(e) and 28(f)], the number of components for limited space and cost [see Figs. 27(a)–(c) and 28(a) and (b)]. It is notable that the comparative diagrams are staircase waveform since the multilevel are modular based on their ability to produce different voltage levels for each module. On the other hand, each module for each topology (with specified number of components) creates a range of levels and it should be add another module for the next step level. Moreover, important benefits and limitations of all reviewed MLIs are presented in Tables XXIII and XXIV according to their ability to synthesize the negative output voltage levels (Bipolar topologies: with inherent negative voltage polarity and Unipolar: the generating of negative voltage levels with an additional H-bridge).

TABLE XXIV
HIGHLIGHTS OF UNIPOLAR TOPOLOGIES OF MLIS

Topology	Benefits	limitations
[154-172]	<ul style="list-style-type: none"> • Modular and simple structure. • Easy to extend to higher levels. • Requires only unidirectional switches. • Binary source configuration can be employed. • Equal load sharing is possible (symmetric source configuration) • Highest voltage rated switches can be operated at fundamental switching frequency. • The most economical converter version [154-165]. • Using less number of components to synthesize more output voltage [166-172]. 	<ul style="list-style-type: none"> • Non-regenerative topology [166-172]. • Requires more number of gate driver circuit. • Not appropriate for fault tolerant application. • Trinary source configuration cannot be employed. • Requires a number of DC sources to increase the output voltage. • Switches are differently voltage rated (asymmetric source configuration).
[173]	<ul style="list-style-type: none"> • Modular and simple structure. • Reduces the number of required DC sources. 	<ul style="list-style-type: none"> • Switches are differently voltage rated. • Number of variety of DC sources is high. • Not appropriate for fault tolerant application.
[175-180]	<ul style="list-style-type: none"> • Modular structure. • Easy to extend to higher levels. • Equal load sharing is possible [175-179]. • Binary source configuration can be employed [175]. • Can be implemented as a single DC source configuration [176]. • Considerably using less number of components compared to CHB topology. • Requires less number of gate driver circuit because of using less number of active switches [177,178,180]. • New configuration is proposed to avoid using an additional H-bridge [179]. 	<ul style="list-style-type: none"> • Non-regenerative topology [177-180]. • Not appropriate for fault tolerant application. • Trinary source configuration cannot be employed [175]. • Asymmetrical source configuration cannot be employed [176-180]. • Highest voltage rated switches cannot be operated at fundamental switching frequency.
[181,182]	<ul style="list-style-type: none"> • Modular and simple structure. • Reduces the number of components (especially, switches). • Highest voltage rated switches can be operated at fundamental switching frequency. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for fault tolerant application. • Symmetric source configuration is mandatory.
[183-185]	<ul style="list-style-type: none"> • Single DC link feeds all the three phases. • Highest voltage rated switches can be operated at fundamental switching frequency. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for fault tolerant application. • Symmetric source configuration is mandatory.
[186]	<ul style="list-style-type: none"> • Asymmetric source configuration can be employed. • Highest voltage rated switches can be operated at fundamental switching frequency. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for fault tolerant application.
[187-193]	<ul style="list-style-type: none"> • Simple structure. • Can be extended to higher levels. • Highest voltage rated switches can be operated at fundamental switching frequency. 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for fault tolerant application. • Symmetric source configuration is mandatory. • Requires a mix of unidirectional and bidirectional switches [187].
[194,195]	<ul style="list-style-type: none"> • Can be extended to higher levels. • Reduces the number of required gate driver circuit 	<ul style="list-style-type: none"> • Equal load sharing is not possible. • Switches are differently voltage rated. • Not appropriate for fault tolerant application. • Symmetric source configuration is mandatory. • Requires a mix of unidirectional and bidirectional switches. • Highest voltage rated switches cannot be operated at fundamental switching frequency.

V. CONCLUSION

This paper presents a deep investigation into the MLIs and their evolution that give the researchers some guidelines to their work. The paper can be used as a tutorial paper as well. The similarity of structures is investigated seriously in this paper. In fact, it has been found out that some SMs are commonly existed in all topologies and all these SMs are categorized. These SMs are selected, combined and simplified to five main SMs. Each multilevel topology originates from these main SMs with the ability to connect to each other, which can create conventional and modern MLIs. The article has widely reviewed almost all presented MLIs in manuscripts based on the proposed SMs with variety connections. The qualitative and quantitative features of MLIs and their whole possible operations are also discussed deeply

as symmetric, asymmetric, single source, regeneration mode, and the ability to generate negative levels. Finally, the comparative study section formulized and compared the reviewed MLIs based on the number of switches/diodes, drivers, dc links, TSV and ability to generate negative voltage levels and discussed their advantages and disadvantages.

REFERENCES

- [1] J. Singh, R. Dahiya, and L. M. Saini, "Recent research on transformer based single DC source multilevel inverter: A review," *J. Renew. Sustain. Energy Rev.*, vol. 82, pp. 3207–3224, Feb. 2018.
- [2] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 135–151, Jan. 2016.

- [3] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular multilevel converters for HVDC applications: Review on converter cells and functionalities," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 18–36, Jan. 2015.
- [4] M. B. Ghat and A. Shukla, "A new H-Bridge hybrid modular converter (HBHMC) for HVDC application: Operating modes, control, and voltage balancing," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6537–6554, Aug. 2018.
- [5] J. Jung, S. Cui, J. Lee, and S. Sul, "A new topology of multilevel VSC converter for a hybrid HVDC transmission system," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4199–4209, Jun. 2017.
- [6] R. Feldman *et al.*, "A hybrid modular multilevel voltage source converter for HVDC power transmission," *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1577–1588, Jul./Aug. 2013.
- [7] M. Diaz *et al.*, "Control of wind energy conversion systems based on the modular multilevel matrix converter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 8799–8810, Nov. 2017.
- [8] M. Wang, Y. Hu, W. Zhao, Y. Wang, and G. Chen, "Application of modular multilevel converter in medium voltage high power permanent magnet synchronous generator wind energy conversion systems," *IET Renew. Power Gener.*, vol. 10, no. 6, pp. 824–833, Jul. 2016.
- [9] Y. Liu, B. Ge, H. Abu-Rub, and F. Z. Peng, "An effective control method for Quasi-Z-Source cascade multilevel inverter-based grid-tie single-phase photovoltaic power system," *IEEE Trans. Ind. Informat.*, vol. 10, no. 1, pp. 399–407, Feb. 2014.
- [10] C. H. Ng, M. A. Parker, L. Ran, P. J. Tavner, J. R. Bumby, and E. Spooner, "A multilevel modular converter for a large, light weight wind turbine generator," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1062–1074, May 2008.
- [11] M. R. Islam, Y. Guo, and J. Zhu, "A high-frequency link multilevel cascaded medium-voltage converter for direct grid integration of renewable energy systems," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4167–4182, Aug. 2014.
- [12] S. Debnath and M. Saeedifard, "A new hybrid modular multilevel converter for grid connection of large wind turbines," *IEEE Trans. Sustain. Energy*, vol. 4, no. 4, pp. 1051–1064, Oct. 2013.
- [13] J. Chivite-Zabalza, P. Izurza-Moreno, D. Madariaga, G. Calvo, and M. A. Rodríguez, "Voltage balancing control in 3-level neutral-point clamped inverters using triangular carrier PWM modulation for FACTS applications," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4473–4484, Oct. 2013.
- [14] A. Lashkar Ara, A. Kazemi, and S. A. Nabavi Niaki, "Multiobjective optimal location of FACTS shunt-series controllers for power system operation planning," *IEEE Trans. Power Del.*, vol. 27, no. 2, pp. 481–490, Apr. 2012.
- [15] Q. Hao and B. Ooi, "Tap for classical HVDC based on multilevel current-source inverters," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2626–2632, Oct. 2010.
- [16] D. Soto and T. C. Green, "A comparison of high-power converter topologies for the implementation of FACTS controllers," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1072–1080, Oct. 2002.
- [17] R. Sajadi, H. Iman-Eini, M. K. Bakshizadeh, Y. Neyshabouri, and S. Farhangi, "Selective harmonic elimination technique with control of capacitive DC-link voltages in an asymmetric cascaded H-Bridge inverter for STATCOM application," *IEEE Trans. Ind. Electron.*, vol. 65, no. 11, pp. 8788–8796, Nov. 2018.
- [18] N. N. V. Surendra Babu and B. G. Fernandes, "Cascaded two-level inverter-based multilevel STATCOM for high-power applications," *IEEE Trans. Power Del.*, vol. 29, no. 3, pp. 993–1001, Jun. 2014.
- [19] L. K. Haw, M. S. A. Dahidah, and H. A. F. Almurib, "SHE-PWM cascaded multilevel inverter with adjustable DC voltage levels control for STATCOM applications," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6433–6444, Dec. 2014.
- [20] Y. Liu and F. L. Luo, "Trinary hybrid multilevel inverter used in STATCOM with unbalanced voltages," *IEE Proc. Electr. Power Appl.*, vol. 152, no. 5, pp. 1203–1222, Sep. 2005.
- [21] H. Hafezi and R. Faranda, "Dynamic voltage conditioner: A new concept for smart low-voltage distribution systems," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7582–7590, Sep. 2018.
- [22] S. Galeshi and H. Iman-Eini, "Dynamic voltage restorer employing multilevel cascaded H-bridge inverter," *IET Power Electron.*, vol. 9, no. 11, pp. 2196–2204, 2016.
- [23] F. Jiang, C. Tu, Z. Shuai, M. Cheng, Z. Lan, and F. Xiao, "Multi-level cascaded-type dynamic voltage restorer with fault current-limiting function," *IEEE Trans. Power Del.*, vol. 31, no. 3, pp. 1261–1269, Jun. 2016.
- [24] E. Babaei, M. F. Kangarlu, and M. Sabahi, "Dynamic voltage restorer based on multilevel inverter with adjustable dc-link voltage," *IET Power Electron.*, vol. 7, no. 3, pp. 576–590, Mar. 2014.
- [25] Y. Liu, S. Yang, X. Wang, D. Gunasekaran, U. Karki, and F. Z. Peng, "Application of transformer-less UPFC for interconnecting two synchronous AC grids with large phase difference," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6092–6103, Sep. 2016.
- [26] F. Z. Peng, Y. Liu, S. Yang, S. Zhang, D. Gunasekaran, and U. Karki, "Transformer-less unified power-flow controller using the cascade multilevel inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5461–5472, Aug. 2016.
- [27] Jin Wang and F. Z. Peng, "Unified power flow controller using the cascade multilevel inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 1077–1084, Jul. 2004.
- [28] V. S. Cheung, R. S. Yeung, H. S. Chung, A. W. Lo, and W. Wu, "A transformer-less unified power quality conditioner with fast dynamic control," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 3926–3937, May 2018.
- [29] S. Lakshmi and S. Ganguly, "Modelling and allocation of open-UPQC-integrated PV generation system to improve the energy efficiency and power quality of radial distribution networks," *IET Renew. Power Gener.*, vol. 12, no. 5, pp. 605–613, Apr. 2018.
- [30] A. M. Rauf, A. V. Sant, V. Khadkikar, and H. H. Zeineldin, "A novel ten-switch topology for unified power quality conditioner," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 6937–6946, Oct. 2016.
- [31] G. J. Li, F. Ma, S. S. Choi, and X. P. Zhang, "Control strategy of a cross-phase-connected unified power quality conditioner," *IET Power Electron.*, vol. 5, no. 5, pp. 600–608, May 2012.
- [32] Y. Hoon, M. A. M. Radzi, M. K. Hassan, and N. F. Mailah, "Operation of three-level inverter-based shunt active power filter under nonideal grid voltage conditions with dual fundamental component extraction," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7558–7570, Sep. 2018.
- [33] Z. Shu, H. Lin, Z. Ziwei, X. Yin, and Q. Zhou, "Specific order harmonics compensation algorithm and digital implementation for multi-level active power filter," *IET Power Electron.*, vol. 10, no. 5, pp. 525–535, Apr. 2017.
- [34] P. Acuña, L. Morán, M. Rivera, J. Dixon, and J. Rodríguez, "Improved active power filter performance for renewable power generation systems," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 687–694, Feb. 2014.
- [35] A. Varschavsky, J. Dixon, M. Rotella, and L. Moran, "Cascaded nine-level inverter for hybrid-series active power filter, using industrial controller," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2761–2767, Aug. 2010.
- [36] L. Wang, D. Zhang, Y. Wang, B. Wu, and H. S. Athab, "Power and voltage balance control of a novel three-phase solid-state transformer using multilevel cascaded H-Bridge inverters for microgrid applications," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3289–3301, Apr. 2016.
- [37] L. Tarisciotti, P. Zanchetta, A. Watson, P. Wheeler, J. C. Clare, and S. Bifaretti, "Multiobjective modulated model predictive control for a multilevel solid-state transformer," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 4051–4060, Sep./Oct. 2015.
- [38] S. Madhusoodhanan *et al.*, "Solid-state transformer and MV grid tie applications enabled by 15 kV SiC IGBTs and 10 kV SiC MOSFETs based multilevel converters," in *IEEE Trans. Ind. Appl.*, vol. 51, no. 4, pp. 3343–3360, Jul./Aug. 2015.
- [39] T. Zhao, G. Wang, S. Bhattacharya, and A. Q. Huang, "Voltage and power balance control for a cascaded H-Bridge converter-based solid-state transformer," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1523–1532, Apr. 2013.
- [40] M. Quraan, P. Tricoli, S. D'Arco, and L. Piegari, "Efficiency assessment of modular multilevel converters for battery electric vehicles," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 2041–2051, Mar. 2017.
- [41] M. Ali, M. Mansoor, H. Tang, and A. Rana, "Analysis of a seven-level asymmetrical hybrid multilevel converter for traction systems," *IET Power Electron.*, vol. 10, no. 14, pp. 1878–1888, Nov. 2017.
- [42] M. Z. Youssef, K. Woronowicz, K. Aditya, N. A. Azeez, and S. S. Williamson, "Design and development of an efficient multilevel DC/AC traction inverter for railway transportation electrification," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3036–3042, Apr. 2016.
- [43] J. Pereda and J. Dixon, "23-Level inverter for electric vehicles using a single battery pack and series active filters," *IEEE Trans. Veh. Technol.*, vol. 61, no. 3, pp. 1043–1051, Mar. 2012.
- [44] F. Khoucha, S. M. Lagoun, K. Marouani, A. Kheloui, and M. E. H. Benbouzid, "Hybrid cascaded H-bridge multilevel-inverter induction-

- motor-drive direct torque control for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 892–899, Mar. 2010.
- [45] Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "DC–AC cascaded H-Bridge multilevel boost inverter with no inductors for electric/hybrid electric vehicle applications," *IEEE Trans. Ind. Appl.*, vol. 45, no. 3, pp. 963–970, May/June 2009.
- [46] M. Carpita, M. Marchesoni, M. Pellerin, and D. Moser, "Multilevel converter for traction applications: Small-scale prototype tests results," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2203–2212, May 2008.
- [47] L. A. Tolbert, Fang Zheng Peng, T. Cunnyngham, and J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.
- [48] R. W. G. Bucknall and K. M. Ciaramella, "On the conceptual design and performance of a matrix converter for marine electric propulsion," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1497–1508, Jun. 2010.
- [49] J. M. Apsley *et al.*, "Propulsion drive models for full electric marine propulsion systems," *IEEE Trans. Ind. Appl.*, vol. 45, no. 2, pp. 676–684, Mar./Apr. 2009.
- [50] D. Gritter, S. S. Kalsi, and N. Henderson, "Variable speed electric drive options for electric ships," in *Proc. IEEE Electr. Ship Technol. Symp.*, 2005, pp. 347–354.
- [51] K. A. Corzine and S. Lu, "Comparison of hybrid propulsion drive schemes," in *Proc. IEEE Electr. Ship Technol. Symp.*, 2005, pp. 355–362.
- [52] Shuai Lu and K. Corzine, "Multilevel multi-phase propulsion drives," in *Proc. IEEE Electr. Ship Technol. Symp.*, 2005, pp. 363–370.
- [53] S. Kouro, J. Rebolledo, and J. Rodriguez, "Reduced switching-frequency-modulation algorithm for high-power multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2894–2901, Oct. 2007.
- [54] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [55] A. J. R. F. *et al.*, "Novel 20 MW downhill conveyor system using three-level converters," in *Proc. Conf. Record 2001 IEEE Ind. Appl. Conf. 36th IAS Annu. Meeting (Cat. No.01CH37248)*, 2001, vol. 2, pp. 1396–1403.
- [56] Y. Yue, Q. Xu, A. Luo, P. Guo, Z. He, and Y. Li, "Analysis and control of tundish induction heating power supply using modular multilevel converter," *IET Gener., Transmiss. Distrib.*, vol. 12, no. 14, pp. 3452–3460, Aug. 2018.
- [57] J. Sabate, L. J. Garces, P. M. Szczesny, Q. Li, and W. F. Wirth, "High-power high-fidelity switching amplifier driving gradient coils for MRI systems," in *Proc. IEEE 35th Annu. Power Electron. Spec. Conf. (IEEE Cat. No.04CH37551)*, 2004, vol. 1, pp. 261–266.
- [58] M. A. Perez, S. Bernet, J. Rodriguez, S. Kouro, and R. Lizana, "Circuit topologies, modeling, control schemes, and applications of modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 4–17, Jan. 2015.
- [59] J. Venkataramanaiah, Y. Suresh, and A. K. Panda, "A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies," *Elsevier J. Renew. Sustain. Energy Rev.*, vol. 76, pp. 788–812, Sep. 2017.
- [60] M. J. Mojibian and M. Tavakoli Bina, "Classification of multilevel converters with a modular reduced structure: Implementing a prominent 31-level 5 kVA class B converter," *IET Power Electron.*, vol. 8, no. 1, pp. 20–32, Jan. 2015.
- [61] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multi-level voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [62] P. Lezana, J. Pou, T. A. Meynard, J. Rodriguez, S. Ceballos, and F. Richardeau, "Survey on fault operation on multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2207–2218, Jul. 2010.
- [63] M. A. Parker, L. Ran, and S. J. Finney, "Distributed control of a fault-tolerant modular multilevel inverter for direct-drive wind turbine grid interfacing," *IEEE Trans. Ind. Electron.*, vol. 60, no. 2, pp. 509–522, Feb. 2013.
- [64] A. Chen, L. Hu, L. Chen, Y. Deng, and X. He, "A multilevel converter topology with fault-tolerant ability," *IEEE Trans. Power Electron.*, vol. 20, no. 2, pp. 405–415, Mar. 2005.
- [65] S. P. Gautam, L. Kumar, S. Gupta, and N. Agrawal, "A single-phase five-level inverter topology with switch fault-tolerance capabilities," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2004–2014, Mar. 2017.
- [66] M. Aly, E. M. Ahmed, and M. Shoyama, "A new single-phase five-level inverter topology for single and multiple switches fault tolerance," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9198–9208, Nov. 2018.
- [67] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters—State of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.
- [68] W. McMurray, "Fast response stepped-wave switching power converter circuit," U.S. Patent 3 581 212, May 25, 1971.
- [69] J. A. Dickerson and G. H. Ottaway, "Transformerless power supply with line to load isolation," U.S. Patent 3 596 369, Aug. 3, 1971.
- [70] F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. Van Coevering, "Amultilevel voltage source inverter with separate DC sources for static var generation," *IEEE Trans. Ind. Appl.*, vol. 32, no. 5, pp. 1130–1138, Sep./Oct. 1996.
- [71] R. H. Baker, "High-voltage converter circuit," U.S. Patent 4 203 151, May 13, 1980.
- [72] R. H. Baker, "Bridge converter circuit," U.S. Patent 4 270 163, May 26, 1981.
- [73] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- [74] T. A. Meynard and H. Foch, "Multi-level choppers for high voltage applications," in *Proc. Eur. Conf. Power Electron. Appl.*, 1992, vol. 2, pp. 45–50.
- [75] J. P. Lavieville, P. Carrere, and P. T. Meynard, "Electronic circuit for converting electrical energy and a power supply installation making use thereof," U.S. Patent 5 668 711, 1997.
- [76] R. Marquardt, "Stromrichterschaltungen mit verteilten energiespeichern," German Patent DE10103031A1, Jan. 24, 2001.
- [77] A. Lesnicar, J. Hildinger, and R. Marquardt, "Modulares stromrichter-konzept für netzkupplungsanwendungen bei hohen spannungen," in *Proc. ETG*, 2002, pp. 155–161.
- [78] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," in *Proc. Conf. Record IEEE Ind. Appl. Conf. 35th IAS Annu. Meeting World Conf. Ind. Appl. Electr. Energy (Cat. No.00CH37129)*, 2000, vol. 3, pp. 2024–2031.
- [79] P. Barbosa, P. Steimer, L. Meysenc, M. Winkelkemper, J. Steinke, and N. Celanovic, "Active neutral-point-clamped multilevel converters," in *Proc. IEEE 36th Power Electron. Specialists Conf.*, 2005, pp. 2296–2301.
- [80] Zare, Firuz Power electronics education electronic-book. School of Engineering Systems, Queensland University of Technology, [Brisbane, Qld.], 2008.
- [81] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [82] W. Song and A. Q. Huang, "Fault-tolerant design and control strategy for cascaded H-Bridge multilevel converter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2700–2708, Aug. 2010.
- [83] Y. S. Lai and F. S. Shyu, "Topology for hybrid multilevel inverter," *IEE Proc. Electr. Power Appl.*, vol. 149, no. 6, pp. 449–458, Nov. 2002.
- [84] J. Meili, S. Ponnaluri, L. Serpa, P. K. Steimer, and J. W. Kolar, "Optimized pulse patterns for the 5-level ANPC converter for high speed high power applications," in *Proc. 32nd IEEE IECON*, Nov. 6–10, 2006, pp. 2587–2592.
- [85] L. A. Serpa, P. M. Barbosa, P. K. Steimer, and J. W. Kolar, "Five-level virtual-flux direct power control for the active neutral-point clamped multilevel inverter," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 15–19, 2008, pp. 1668–1674.
- [86] F. Kieferndorf, M. Basler, L. A. Serpa, J.-H. Fabian, A. Coccia, and G. A. Scheuer, "A new medium voltage drive system based on ANPC-5L technology," in *Proc. IEEE-ICIT*, Mar. 2010, pp. 605–611.
- [87] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Jun. 2005.
- [88] O. Apeldoorn, B. Odegard, P. Steimer, and S. Bernet, "A 16 MVA ANPC-PEBB with 6 ka IGBTs," in *Conf. Rec. 40th IEEE IAS Annu. Meeting*, Oct. 2–6, 2005, vol. 2, pp. 818–824.
- [89] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [90] A. Nabae, I. Takahashi, and H. Akagi, "A neutral-point-clamped PWM inverter," in *Proc. Conf. Rec. IEEE IAS Annu. Meeting*, Sep. 28–Oct. 3, 1980, vol. 3, pp. 761–766.

- [91] S. Kouro *et al.*, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [92] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–618, Mar./Apr. 2001.
- [93] A. Taghvaie, J. Adabi, and M. Rezanejad, "Circuit topology and operation of a step-up multilevel inverter with a single DC source," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 6643–6652, Nov. 2016.
- [94] A. Taghvaie, J. Adabi and M. Rezanejad, "A multilevel inverter structure based on a combination of switched-capacitors and DC sources," *IEEE Trans. Ind. Informat.*, vol. 13, no. 5, pp. 2162–2171, Oct. 2017.
- [95] S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martin, "Performance evaluation of fault-tolerant neutral-point-clamped converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2709–2718, Aug. 2010.
- [96] B. P. McGrath and D. G. Holmes, "Analytical modeling of voltage balance dynamics for a flying capacitor multilevel converter," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 543–550, Mar. 2008.
- [97] J. Huang and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 140–147, Jan. 2006.
- [98] X. Kou, K. A. Corzine, and Y. L. Familiant, "A unique fault-tolerant design for flying capacitor multilevel inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 979–987, Jul. 2004.
- [99] M. Narimani, B. Wu, and N. R. Zargari, "A novel five-level voltage source inverter with sinusoidal pulse width modulator for medium-voltage applications," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1959–1967, Mar. 2016.
- [100] Q. A. Le and D. C. Lee, "A novel six-level inverter topology for medium-voltage applications," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7195–7203, Nov. 2016.
- [101] V. N. R. A. R. S. R. S. Kaarthik, A. Kshirsagar, and K. Gopakumar, "Generation of higher number of voltage levels by stacking inverters of lower multilevel structures with low voltage devices for drives," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 52–59, Jan. 2017.
- [102] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A single DC source cascaded seven-level inverter integrating switched-capacitor techniques," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7184–7194, Nov. 2016.
- [103] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Bologna Power Tech Conf. Proc.*, 2003, vol. 3, p. 6.
- [104] M. Hagiwara, K. Nishimura, and H. Akagi, "A modular multilevel PWM inverter for medium-voltage motor drives," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 2557–2564.
- [105] M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786–1799, Jul. 2010.
- [106] B. Jacobson, P. Karlsson, G. Asplund, L. Harnefors, and T. Jonsson, "VSC-HVDC transmission with cascaded two-level converters," in *CIGRE Session*, 2010.
- [107] K. Ilves, F. Taffner, S. Norrga, A. Antonopoulos, L. Harnefors, and H. P. Nee, "A submodule implementation for parallel connection of capacitors in modular multilevel converters," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1–10.
- [108] K. Ilves, F. Taffner, S. Norrga, A. Antonopoulos, L. Harnefors, and H. P. Nee, "A submodule implementation for parallel connection of capacitors in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 7, pp. 3518–3527, Jul. 2015.
- [109] M. Vizheh, M. Rezanejad, and E. Samadaei, "New asymmetrical commutation cell for multilevel inverters with reduced number of components," in *Proc. 7th Power Electron. Drive Syst. Technol. Conf.*, 2016, pp. 153–158.
- [110] P. R. Kumar, R. S. Kaarthik, K. Gopakumar, J. I. Leon, and L. G. Franquelo, "Seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-Bridges," *IEEE Trans. Power Electron.*, vol. 30, no. 7, pp. 3471–3478, Jul. 2015.
- [111] Y. Ounejjar and K. Al-Haddad, "A novel high energetic efficiency multilevel topology with reduced impact on supply network," in *Proc. 34th Annu. Conf. IEEE Ind. Electron.*, 2008, pp. 489–494.
- [112] Y. Ounejjar and K. Al-Haddad, "A new high power efficiency cascaded U cells multilevel converter," in *Proc. IEEE Int. Symp. Ind. Electron.*, 2009, pp. 483–488.
- [113] Y. Ounejjar, K. Al-Haddad, and L. A. Grégoire, "Novel three phase seven level PWM converter," in *Proc. IEEE Electr. Power Energy Conf.*, 2009, pp. 1–6.
- [114] Y. Ounejjar and K. Al-haddad, "A novel high efficient fifteen level power converter," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 2139–2144.
- [115] Y. Ounejjar and K. Al-Haddad, "Multilevel hysteresis controller of the novel seven-level packed U cells converter," in *Proc. SPEEDAM 2010*, 2010, pp. 186–191.
- [116] Y. Ounejjar and K. Al-Haddad, "A novel six-band hysteresis control of the packed U cells seven-level converter," in *Proc. IEEE Int. Symp. Ind. Electron.*, 2010, pp. 3199–3204.
- [117] Y. Ounejjar, K. Al-Haddad, and L. A. Dessaint, "A novel six-band hysteresis control for the packed U cells seven-level converter: Experimental validation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3808–3816, Oct. 2012.
- [118] Y. Ounejjar, K. Al-Haddad and L. A. Gregoire, "Packed U cells multilevel converter topology: Theoretical study and experimental validation," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1294–1306, Apr. 2011.
- [119] H. Vahedi, H. Y. Kanaan, and K. Al-Haddad, "PUC converter review: Topology, control and applications," in *Proc. IECON 41st Annu. Conf. IEEE Ind. Electron. Soc.*, 2015, pp. 004334–004339.
- [120] P. Qashqai, A. Sheikholeslami, H. Vahedi, and K. Al-Haddad, "A review on multilevel converter topologies for electric transportation applications," in *Proc. IEEE Veh. Power Propulsion Conf.*, 2015, pp. 1–6.
- [121] H. Vahedi, K. Al-Haddad, and H. Y. Kanaan, "A new voltage balancing controller applied on 7-level PUC inverter," in *Proc. IECON 40th Annu. Conf. IEEE Ind. Electron. Soc.*, 2014, pp. 5082–5087.
- [122] H. Vahedi and K. Al-Haddad, "PUC5 inverter - a promising topology for single-phase and three-phase applications," in *Proc. IECON 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 6522–6527.
- [123] H. Vahedi, P. A. Labbé, and K. Al-Haddad, "Corrections to "Sensor-less five-level packed U-Cell (PUC5) inverter operating in stand-alone and grid-connected modes" [Feb 16 361-370]," *IEEE Trans. Ind. Informat.*, vol. 12, no. 4, pp. 1298–1298, Aug. 2016.
- [124] H. Vahedi and K. Al-Haddad, "Real-time implementation of a seven-level packed U-cell inverter with a low-switching-frequency voltage regulator," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5967–5973, Aug. 2016.
- [125] J. I. Metri, H. Vahedi, H. Y. Kanaan, and K. Al-Haddad, "Real-time implementation of model-predictive control on seven-level packed U-cell inverter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 7, pp. 4180–4186, Jul. 2016.
- [126] H. Vahedi, K. Al-Haddad, Y. Ounejjar, and K. Addoweesh, "Crossover switches cell (CSC): A new multilevel inverter topology with maximum voltage levels and minimum DC sources," in *Proc. IECON 39th Annu. Conf. IEEE Ind. Electron. Soc.*, 2013, pp. 54–59.
- [127] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched DC sources," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3269–3278, Jul. 2014.
- [128] K. K. Gupta and S. Jain, "Multilevel inverter topology based on series connected switched sources," *IET Power Electron.*, vol. 6, no. 1, pp. 164–174, Jan. 2013.
- [129] S. Thamizharasan, J. Baskaran, S. Ramkumar, and S. Jeevananthan, "Cross-switched multilevel inverter using auxiliary reverse-connected voltage sources," *IET Power Electron.*, vol. 7, no. 6, pp. 1519–1526, Jun. 2014.
- [130] K. K. Gupta and S. Jain, "Comprehensive review of a recently proposed multilevel inverter," *IET Power Electron.*, vol. 7, no. 3, pp. 467–479, Mar. 2014.
- [131] A. Nami, L. Wang, F. Dijkhuizen, and A. Shukla, "Five level cross connected cell for cascaded converters," in *Proc. 15th Eur. Conf. Power Electron. Appl.*, 2013, pp. 1–9.
- [132] M. F. Kangarlu and E. Babaei, "Cross-switched multilevel inverter: an innovative topology," *IET Power Electron.*, vol. 6, no. 4, pp. 642–651, Apr. 2013.
- [133] M. F. Kangarlu, E. Babaei, and M. Sabahi, "Cascaded cross-switched multilevel inverter in symmetric and asymmetric conditions," *IET Power Electron.*, vol. 6, no. 6, pp. 1041–1050, Jul. 2013.
- [134] K. K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources," *IET Power Electron.*, vol. 5, no. 4, pp. 435–446, Apr. 2012.
- [135] E. Babaei, S. Laali, and S. Alilu, "Cascaded multilevel inverter with series connection of novel H-Bridge basic units," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6664–6671, Dec. 2014.

- [136] E. Babaei and S. Laali, "Optimum structures of proposed new cascaded multilevel inverter with reduced number of components," *IEEE Trans. Ind. Electron.*, vol. 62, no. 11, pp. 6887–6895, Nov. 2015.
- [137] M. Vijeh, E. Samadaei, M. Rezaejanad, H. Vahedi, and K. Al-Haddad, "Design and implementation of a new three source topology of multilevel inverters with reduced number of switches," in *Proc. IECON 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 6500–6505.
- [138] C. I. Odeh, E. S. Obe, and O. Ojo, "Topology for cascaded multilevel inverter," *IET Power Electron.*, vol. 9, no. 5, pp. 921–929, Apr. 2016.
- [139] M. Sarbanzadeh, E. Babaei, M. A. Hosseinzadeh, and C. Cecati, "A new sub-multilevel inverter with reduced number of components," in *Proc. IECON 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 3166–3171.
- [140] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2072–2080, Mar. 2017.
- [141] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimization assessment of a new extended multilevel converter topology," *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4530–4538, Jun. 2017.
- [142] R. Barzegarkhoo, N. Vosoughi, E. Zamiri, H. M. Kojabadi, and L. Chang, "A cascaded modular multilevel inverter topology using novel series basic units with a reduced number of power electronic elements," *IEEE Trans. Ind. Electron.*, vol. 16, no. 6, pp. 2139–2149, Nov. 2016.
- [143] A. N. Babadi, O. Salari, M. J. Mojibian, and M. T. Bina, "Modified multilevel inverters with reduced structures based on packed U-cell," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 874–887, Jun. 2018.
- [144] S. P. Gautam, L. K. Sahu, and S. Gupta, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," *IET Power Electron.*, vol. 9, no. 4, pp. 698–709, Mar. 2016.
- [145] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-Type) module: Asymmetric multilevel inverters with reduced components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7148–7156, Nov. 2016.
- [146] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "Cascade topologies for the asymmetric multilevel inverter by new module to achieve maximum number of levels," *Int. Islamic Univ. Malaysia Eng. J.*, vol. 17, no. 2, pp. 83–93, Nov. 2016.
- [147] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A square T-Type (ST-Type) module for asymmetrical multilevel inverters," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 987–996, Feb. 2018.
- [148] E. Samadaei, M. Kaviani, and K. Bertilsson, "A 13-levels Module (K-Type) with two DC sources for multilevel inverters," *IEEE Trans. Ind. Electron.*, to be published, doi: [10.1109/TIE.2018.2868325](https://doi.org/10.1109/TIE.2018.2868325).
- [149] N. K. Dewangan, Sh. Gupta, and K. K. Gupta, "Fault-tolerant operation of some reduced-device-count multilevel inverters with improved performance," *Int. Trans. Electr. Energy Syst.*, 2018, Art. no. e2731.
- [150] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "A new general multilevel converter topology based on cascaded connection of sub-multilevel units with reduced switching components, DC sources, and blocked voltage by switches," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7157–7164, Nov. 2016.
- [151] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008.
- [152] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. Tarafdar Haque, and M. Sabahi, "Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology," *Elsevier J. Energy Convers. Manage.*, vol. 77, no. 8, pp. 1073–1085, Jun. 2007.
- [153] J. Korhonen, A. Sankala, J. P. Ström, and P. Silventoinen, "Hybrid five-level T-type inverter," in *Proc. IECON 40th Annu. Conf. IEEE Ind. Electron. Soc.*, 2014, pp. 1506–1511.
- [154] G.-J. Su, "Multilevel DC link inverter," in *Proc. Conf. Record IEEE Ind. Appl. Conf. 39th IAS Annu. Meeting*, 2004, vol. 2, pp. 806–812.
- [155] G.-J. Su, "Multilevel DC-link inverter," *IEEE Trans. Ind. Appl.*, vol. 41, no. 3, pp. 848–854, May/Jun. 2005.
- [156] G. Waltrich and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 3085–3092.
- [157] G. Waltrich and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2605–2612, Aug. 2010.
- [158] A. Saleh, E. M. Ahmed, M. Orabi, and M. Ahmed, "New three-phase symmetrical multilevel voltage source inverter," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 5, no. 3, pp. 430–442, Sep. 2015.
- [159] M. M. Hasan, S. Mekhilef, and M. Ahmed, "Three-phase hybrid multilevel inverter with less power electronic components using space vector modulation," *IET Power Electron.*, vol. 7, no. 5, pp. 1256–1265, May 2014.
- [160] H. Belkamel, S. Mekhilef, A. Masaoud, and M. A. Naeim, "Novel three-phase asymmetrical cascaded multilevel voltage source inverter," *IET Power Electron.*, vol. 6, no. 8, pp. 1696–1706, Sep. 2013.
- [161] N. Booma and N. Sridhar, "Nine level cascaded H-bridge multilevel DC-link inverter," in *Proc. Int. Conf. Emerg. Trends Elect. Comput. Technol.*, 2011, pp. 315–320.
- [162] M. S. Varna and J. Jose, "Seven level inverter with nearest level control," in *Proc. Int. Conf. Green Comput. Commun. Elect. Eng.*, 2014, pp. 1–7.
- [163] M. S. Varna and J. Jose, "A novel seven level inverter with reduced number of switches," in *Proc. IEEE 2nd Int. Conf. Electr. Energy Syst.*, 2014, pp. 294–299.
- [164] S. N. Rao, D. V. A. Kumar, and C. S. Babu, "New multilevel inverter topology with reduced number of switches using advanced modulation strategies," in *Proc. Int. Conf. Power, Energy Control*, 2013, pp. 693–699.
- [165] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," *Elsevier J. Energy Convers. Manage.*, vol. 50, no. 11, pp. 2761–2767, Nov. 2009.
- [166] D. Mudadla, N. Sandeep, and G. R. Rao, "Novel asymmetrical multilevel inverter topology with reduced number of switches for photovoltaic applications," in *Proc. Int. Conf. Computation Power, Energy, Inf. Commun.*, 2015, pp. 0123–0128.
- [167] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "Novel topologies for symmetric, asymmetric, and cascade switched-diode multilevel converter with minimum number of power electronic components," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5300–5310, Oct. 2014.
- [168] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels," *IET Power Electron.*, vol. 7, no. 1, pp. 96–104, Jan. 2014.
- [169] S. P. Gautam, L. Kumar, and S. Gupta, "A modified structure for symmetrical and asymmetrical configuration of multilevel inverter," in *Proc. IECON 41st Annu. Conf. IEEE Ind. Electron. Soc.*, 2015, pp. 001430–001435.
- [170] K. Dhanalakshmi and K. S. Kavin, "Single phase thirteen-level inverter using seven switches for photovoltaic systems," in *Proc. Int. Conf. Circuits, Power Comput. Technol.*, 2014, pp. 1002–1005.
- [171] M. F. Kashif and A. K. Rashid, "A multilevel inverter topology with reduced number of switches," in *Proc. Int. Conf. Intell. Syst. Eng.*, 2016, pp. 268–271.
- [172] S. Thamizharasan, J. Baskaran, S. Ramkumar, and S. Jeevananthan, "A new dual bridge multilevel DC-link inverter topology," *Elsevier J. Energy Convers. Manage.*, vol. 45, no. 1, pp. 376–383, Feb. 2013.
- [173] E. Babaei, M. F. Kangarlu, and M. Sabahi, "Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters," *IET Power Electron.*, vol. 7, no. 1, pp. 157–166, Jan. 2014.
- [174] Y. Hinago and H. Koizumi, "A single phase multilevel inverter using switched series/parallel DC voltage sources," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 1962–1967.
- [175] Y. Hinago and H. Koizumi, "A single-phase multilevel inverter using switched series/parallel DC voltage sources," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2643–2650, Aug. 2010.
- [176] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 878–887, Feb. 2012.
- [177] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiri, N. Vosoughi, and L. Chang, "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5604–5617, Aug. 2016.
- [178] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo, and M. Sabahi, "A new cascaded switched-capacitor multilevel inverter based on improved series-parallel conversion with less number of components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 6, pp. 3582–3594, Jun. 2016.
- [179] J. Liu, J. Wu, J. Zeng, and H. Guo, "A novel nine-level inverter employing one voltage source and reduced components as high-frequency AC power source," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2939–2947, Apr. 2017.

- [180] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6672–6680, Dec. 2014.
- [181] S. H. Lee and D. S. Kang, "A new structure of H-bridge multilevel inverter," in *Proc. KIPPE Conf.*, 2008, pp. 388–390.
- [182] W. Choi and F. Kang, "H-bridge based multilevel inverter using PWM switching function," in *Proc. 31st Int. Telecommun. Energy Conf.*, Oct. 18–22, 2009, pp. 1–5.
- [183] E. Najafi, A. H. M. Yatim, and A. S. Samosir, "A new topology -Reversing Voltage (RV) - for multi level inverters," in *Proc. IEEE 2nd Int. Power Energy Conf.*, 2008, pp. 604–608.
- [184] E. Najafi and A. H. M. Yatim, "Design and implementation of a new multilevel inverter topology," *IEEE Trans. Ind. Electron.*, vol. 59, no. 11, pp. 4148–4154, Nov. 2012.
- [185] R. Yadav, P. Bansal, and A. R. Saxena, "A three-phase 9-level inverter with reduced switching devices for different PWM techniques," in *Proc. 6th IEEE Power India Int. Conf.*, 2014, pp. 1–6.
- [186] E. Babaei, M. Sarbanzadeh, M. A. Hosseinzadeh, and C. Cecati, "A new basic unit for symmetric and asymmetric cascaded multilevel inverter with reduced number of components," in *Proc. IECON 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 3147–3152.
- [187] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 655–667, Feb. 2012.
- [188] G. Ceglia, V. Guzman, C. Sanchez, F. Ibanez, J. Walter, and M. I. Gimenez, "A new simplified multilevel inverter topology for DC-AC conversion," *IEEE Trans. Power Electron.*, vol. 21, no. 5, pp. 1311–1319, Sep. 2006.
- [189] J. Antenor Pomilio, G. M. Martins, S. Buso, and G. Spiazzi, "Three-phase low-frequency commutation inverter for renewables," in *Proc. IEEE 28th Annu. Conf. Ind. Electron. Soc.*, 2002, vol. 2, pp. 1119–1124.
- [190] G. M. Martins, J. A. Pomilio, S. Buso, and G. Spiazzi, "Three-phase low-frequency commutation inverter for renewable energy systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1522–1528, Oct. 2006.
- [191] N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single-phase seven-level grid-connected inverter for photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2435–2443, Jun. 2011.
- [192] L. Mohammadalibeigy and N. A. Azli, "A new symmetric multilevel inverter structure with less number of power switches," in *Proc. IEEE Conf. Energy Convers.*, 2014, pp. 321–324.
- [193] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "Reduction of power electronic elements in multilevel converters using a new cascade structure," *IEEE Trans. Ind. Electron.*, vol. 62, no. 1, pp. 256–269, Jan. 2015.
- [194] M. F. Kangarlu, E. Babaei, and S. Laali, "Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources," *IET Power Electron.*, vol. 5, no. 5, pp. 571–581, May 2012.
- [195] M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 625–636, Feb. 2013.



Mohammad Rezaejad was born in Babol, Iran, in 1983. He received the B.Sc., M.Sc., and Ph.D. degrees in power engineering from Mazandaran University (Babol Noshirvani University of Technology), Babol, in 2006, 2009, and 2014, respectively.

From 2014 to 2018, he was an Assistant Professor with the Mazandaran University of Science and Technology. In 2018, he joined the University of Mazandaran, Babolsar, Iran. His current research interests include multilevel converters, pulsed power, high-voltage power electronics converters, and flexible ac transmission systems.



Emad Samadaei was born in Q'aemshahr, Iran. He received the B.Sc. degree in electrical engineering from the College of Engineering, Mazandaran University, Iran, in 2008. He received the M.Sc. and Ph.D. degrees in electrical engineering with specialization in power electronics from the Faculty of Electrical and Computer Engineering, Babol University of Technology, Babol, Iran, in 2010 and 2016, respectively.

He has continued his research activity in power electronics as a Postdoctoral Researcher with Mid Sweden University, Sundsvall, Sweden. His research interests include power converters, multilevel inverters, dc–dc converters, active power filters, and renewable energy.



Kent Bertilsson was born in Sundsvall, Sweden, in 1973. He received the M.Sc. degree in electronics from Mid-Sweden University, Sundsvall, Sweden, in 1999, and the Ph.D. degree from Royal institute of technology, Stockholm, Sweden, in 2005, in the field of device design and optimization of silicon carbide devices.

Since 2005, he is leading the research in power electronics with Mid Sweden University. In 2009, he co-founded SEPS Technologies AB, Sundsvall, where he is currently having the position of CEO. He has authored or coauthored more than 50 papers in international journal and conferences in the fields of semiconductor device simulations, silicon carbide devices, detectors, and power electronics.



Mahdi Vijeh was born in Babol, Mazandaran, Iran, in 1989. He received the M.Sc. degree in electrical engineering from the Mazandaran University of Science and Technology, Babol, Iran, in 2016.

He is currently working as an Electrical Engineer with Mazandaran and Golestan Regional Electric Company, Sari, Iran. His research interests include power electronics converters, multilevel converters, and renewable energy systems.