


Interleaved High Step-Up Converter Integrating Coupled Inductor and Switched Capacitor for Distributed Generation Systems

Yifei Zheng , *Student Member, IEEE*, and Keyue Ma Smedley, *Fellow, IEEE*

Abstract—A new interleaved high step-up dc–dc converter is proposed for distributed generation systems. By integrating coupled-inductor and switched-capacitor techniques, the proposed converter achieves a very high step-up voltage gain without an extreme duty cycle or a high turns ratio. Also, a very low switch voltage stress can be achieved; thus, low-voltage-rating MOSFETs with a small ON-resistance can be used to lower the conduction loss. Moreover, thanks to the interleaved operation at the input side, the input current is shared and low current ripple is obtained. Furthermore, the zero-current-switching of the switches is realized, and the reverse recovery problem of the diodes is alleviated. In addition, the leakage energy can be recycled and an additional clamp circuit is not required. The operation principles and characteristics of the converter are discussed in detail. A prototype with 20-V input and 400-V output is developed to verify the theoretical analysis.

Index Terms—Coupled inductor, high step-up converter, interleaved, switched capacitor (SC), voltage multiplier (VM).

I. INTRODUCTION

DISTRIBUTED generation (DG) systems have attracted substantial attention in recent years. The integration of renewable energy into DG systems is becoming increasingly important. The renewable sources, such as photovoltaic arrays and fuel cells, generate a low output voltage, typically 20–40 V. Such a low-level voltage needs to be boosted to a high dc-bus voltage (380 or 400 V) for grid connection [1], [2]. Therefore, a high step-up dc–dc converter with a high efficiency is required in these systems.

The conventional boost converter is not suitable for high step-up applications due to the extreme duty-cycle operation, which results in high power losses. Various boosting techniques have been proposed to achieve high step-up conversion [3]. A switched capacitor (SC), also known as a voltage multiplier (VM) or a charge pump, is one approach to extend the voltage gain. Step-up converters combining the boost-type structure

Manuscript received June 21, 2018; revised September 4, 2018; accepted October 10, 2018. Date of publication October 28, 2018; date of current version May 22, 2019. This work was supported by the Research Scholarship of One-Cycle Control Inc. Recommended for publication by Associate Editor C. K. Tse. (*Corresponding author: Yifei Zheng.*)

The authors are with the Department of Electrical Engineering and Computer Science, University of California, Irvine, CA 92697 USA (e-mail:




Fig. 1. Generalized structure of the proposed converter.

with magnetic coupling and a VM module was proposed in [33]. Unfortunately, the currents through the two coupled inductors are not balanced. An interleaved high step-up converter with an active clamp circuit was proposed in [34]. The zero-voltage switching of the switches and the zero-current switching (ZCS) of the diodes are achieved, but additional active switches and gate drivers are required, leading to high costs. In [35]–[37], interleaved high step-up converters employing six windings were proposed. More flexible voltage gains are obtained at the price of increased circuit complexity.

Inspired by the aforementioned literature, this paper proposes a new interleaved high step-up converter integrating coupled-inductor and SC techniques. Interleaved operation is employed at the input side to reduce the input current ripple and increase the current level. Due to the SC and the series connection of the secondary windings, a very high step-up voltage gain can be achieved without an extreme duty cycle or a high turns ratio. Moreover, the proposed converter has a very low switch voltage stress; thus, low-voltage-rating MOSFETs with a small ON-resistance can be used to reduce the conduction loss. Furthermore, the ZCS turn-ON of the switches is realized, and the reverse recovery problem of the diodes is alleviated, which help reduce the switching losses. In addition, the leakage energy can be recycled, and an additional clamp circuit is not required.

The rest of this paper is organized as follows. The operation principles of the converter are described in Section II. Characteristics are analyzed in Section III. Topology variations are provided in Section IV. Design considerations are discussed in Section V. Experimental results are presented in Section VI. Conclusions are given in Section VII.

II. PROPOSED CONVERTER AND OPERATION PRINCIPLES

The generalized structure of the proposed converter is shown in Fig. 1. It comprises an interleaved voltage-doubler boost converter and multiple winding-based SC (WSC) cells. Each WSC cell has two diodes, two capacitors, and two windings of the coupled inductors. Fig. 2 shows the basic topology with one WSC cell. It is composed of two coupled inductors, two switches, four diodes, three energy transfer capacitors, and one output capacitor. The primary windings of the coupled inductors are connected in parallel, and the secondary windings are connected in series. The turns ratios of the coupled inductors are the same. The coupling references are denoted by “o” and “*”. Fig. 3 shows the equivalent circuit. Both coupled inductors are modeled as an ideal transformer with magnetizing inductance




Fig. 2. Basic topology with one WSC cell.




Fig. 3. Equivalent circuit.




Fig. 4. Key waveforms.

tance and leakage inductance. The two switches of the proposed converter are driven in an interleaved manner. The duty cycle D during the steady state is larger than 0.5. In this paper, the operation in continuous conduction mode (CCM) is discussed. The key waveforms are shown in Fig. 4. Eight modes are observed during one switching period. The corresponding circuits for each mode are shown in Fig. 5.




Fig. 5. Operation modes. (a) Mode 1 $[t_0-t_1]$. (b) Mode 2 $[t_1-t_2]$. (c) Mode 3 $[t_2-t_3]$. (d) Mode 4 $[t_3-t_4]$. (e) Mode 5 $[t_4-t_5]$. (f) Mode 6 $[t_5-t_6]$. (g) Mode 7 $[t_6-t_7]$. (h) Mode 8 $[t_7-t_0]$.

Mode 1 $[t_0-t_1]$: Both switches are ON, and all diodes are OFF, as shown in Fig. 5(a). The input source charges the magnetizing inductances and leakage inductances. As the leakage inductance is negligible compared with the magnetizing inductance, the following equations are obtained:

$$v_{m1} = V_{in} \quad (1)$$

$$v_{m2} = V_{in}. \quad (2)$$

Mode 2 $[t_1-t_2]$: At t_1 , switch S_1 is turned-OFF, and thereby, diodes D_1 and D_3 conduct. The input source still charges L_{m2} and L_{k2} , while L_{m1} and L_{k1} begin to release energy, as shown in Fig. 5(b). The voltage stress is clamped by capacitor C_1 . The leakage current i_{k1} charges capacitor C_1 . Capacitor C_2 transfers energy to C_3 through diode D_3 and the secondary windings. The secondary current of the coupled inductors i_{sec} increases linearly in the opposite direction. The current through

D_1 decreases linearly. The following equations are obtained:

$$v_{m1} = V_{in} - V_{C1} \quad (3)$$

$$v_{m2} = V_{in} \quad (4)$$

$$V_{C3} - V_{C2} - n(v_{m2} - v_{m1}) = 0 \quad (5)$$

$$i_{sec}(t) = -i_{D3}(t) = \frac{-nV_{C1} - V_{C2} + V_{C3}}{n^2(L_{k1} + L_{k2})}(t - t_1) \quad (6)$$

$$i_{D1}(t) = i_{k1}(t) + i_{sec}(t) = i_{m1}(t) + (n+1)i_{sec}(t) \quad (7)$$

where $n = N_{a1}/N_{a0} = N_{b1}/N_{b0}$.

Solving (3)–(5), the following relationship can be derived:

$$V_{C3} - V_{C2} = nV_{C1}. \quad (8)$$

Mode 3 $[t_2-t_3]$: At t_2 , the current through D_1 decreases to zero, and D_1 is naturally turned-OFF. Therefore, the reverse

recovery problem of D_1 is alleviated. The leakage current i_{k1} becomes equal to the secondary current i_{sec} . It discharges C_2 and charges C_3 and C_1 , as shown in Fig. 5(c). The equations are obtained as follows:

$$V_{in} = v_{m1} + V_{C1} - V_{C2} + V_{C3} - n(v_{m2} - v_{m1}) \quad (9)$$

$$v_{m2} = V_{in} \quad (10)$$

$$i_{k1}(t) = i_{m1}(t) + ni_{sec}(t) = -i_{sec}(t). \quad (11)$$

By manipulating (11), the secondary current i_{sec} can be expressed as follows:

$$i_{sec}(t) = -i_{D3}(t) = -i_{k1}(t) = -\frac{1}{n+1}i_{m1}(t). \quad (12)$$

Then, i_{k2} can be written as follows:

$$i_{k2}(t) = i_{m2}(t) - ni_{sec}(t) = i_{m2}(t) + \frac{n}{n+1}i_{m1}(t). \quad (13)$$

Solving (8)–(10), v_{m1} in this mode can be derived as follows:

$$v_{m1} = V_{in} - V_{C1}. \quad (14)$$

Mode 4 [t_3 – t_4]: At t_3 , switch S_1 is turned-ON, as shown in Fig. 5(d). As the leakage inductances limit the current changing rate, the ZCS of S_1 can be achieved. The current of D_3 decreases, and the falling rate is controlled by the leakage inductances, which alleviates the reverse recovery problem of D_3 . The falling rate of D_3 is given by

$$\frac{di_{D3}(t)}{dt} = -\frac{V_{C3} + V_{C1} - V_{C2}}{n^2(L_{k1} + L_{k2})}. \quad (15)$$

Mode 5 [t_4 – t_5]: At t_4 , the current of D_3 decreases to zero, and D_3 is turned-OFF, as shown in Fig. 5(e). This mode repeats mode 1.

Mode 6 [t_5 – t_6]: At t_5 , switch S_2 is turned-OFF, and thereby, diodes D_2 and D_4 conduct. The input source charges L_{m1} and L_{k1} , while L_{m2} and L_{k2} begin to release energy, as shown in Fig. 5(f). The voltage stress of S_2 is clamped by $V_{C2} - V_{C1}$. The leakage current i_{k2} discharges C_1 . The secondary current of the coupled inductors i_{sec} increases linearly. It discharges C_3 and supplies the load current. The secondary windings and capacitor C_3 serve as voltage sources to extend the voltage gain. The current through D_2 decreases linearly and charges C_2 . The following equations are obtained:

$$v_{m1} = V_{in} \quad (16)$$

$$v_{m2} = V_{in} + V_{C1} - V_{C2} \quad (17)$$

$$V_o - V_{C2} - V_{C3} + n(v_{m2} - v_{m1}) = 0 \quad (18)$$

$$\begin{aligned} i_{sec}(t) &= i_{D4}(t) \\ &= \frac{-V_o - nV_{C1} + (n+1)V_{C2} + V_{C3}}{n^2(L_{k1} + L_{k2})}(t - t_5) \end{aligned} \quad (19)$$

$$i_{D2}(t) = i_{k2}(t) - i_{sec}(t) = i_{m2}(t) - (n+1)i_{sec}(t). \quad (20)$$

Solving (16)–(18), the following relationship can be derived:

$$V_o = (n+1)V_{C2} - nV_{C1} + V_{C3}. \quad (21)$$

Mode 7 [t_6 – t_7]: At t_6 , the current through D_2 decreases to zero, and D_2 is naturally turned-OFF. Therefore, the reverse recovery problem of D_2 is alleviated. The leakage current i_{k2} becomes equal to the secondary current i_{sec} . It discharges C_1 and C_3 and supplies the load current, as shown in Fig. 5(g). The equations are obtained as follows:

$$v_{m1} = V_{in} \quad (22)$$

$$V_{in} = v_{m2} - V_{C1} + n(v_{m2} - v_{m1}) - V_{C3} + V_o \quad (23)$$

$$i_{k2}(t) = i_{m2}(t) - ni_{sec}(t) = i_{sec}(t). \quad (24)$$

By manipulating (24), the secondary current i_{sec} can be expressed as follows:

$$i_{sec}(t) = -i_{D4}(t) = i_{k2}(t) = \frac{1}{n+1}i_{m2}(t). \quad (25)$$

Then, i_{k1} can be written as follows:

$$i_{k1}(t) = i_{m1}(t) + ni_{sec}(t) = i_{m1}(t) + \frac{n}{n+1}i_{m2}(t). \quad (26)$$

Solving (21)–(23), v_{m2} in this mode can be derived as follows:

$$v_{m2} = V_{in} + V_{C1} - V_{C2}. \quad (27)$$

Mode 8 [t_7 – t_0]: At t_7 , switch S_2 is turned-ON, as shown in Fig. 5(h). As the leakage inductances limit the current changing rate, the ZCS of S_2 can be achieved. The current of D_4 decreases, and the falling rate is controlled by the leakage inductances, which alleviates the reverse recovery problem of D_4 . The falling rate of D_4 is given by

$$\frac{di_{D4}(t)}{dt} = -\frac{V_o - V_{C1} - V_{C3}}{n^2(L_{k1} + L_{k2})}. \quad (28)$$

III. PERFORMANCE ANALYSIS

A. Voltage Gain

By applying the voltage-second balance principle to L_{m1} and L_{m2} , the following equations are obtained:

$$V_{in}D + (V_{in} - V_{C1})(1 - D) = 0 \quad (29)$$

$$V_{in}D + (V_{in} + V_{C1} - V_{C2})(1 - D) = 0. \quad (30)$$

Solving (29) and (30), the voltages V_{C1} and V_{C2} can be expressed as follows:

$$V_{C1} = \frac{V_{in}}{1 - D} \quad (31)$$

$$V_{C2} = \frac{2V_{in}}{1 - D}. \quad (32)$$

Substituting (31) and (32) in (8), V_{C3} can be derived as follows:

$$V_{C3} = \frac{(n+2)V_{in}}{1 - D}. \quad (33)$$

Substituting (31)–(33) in (21), the voltage gain can be derived as follows:

$$M = \frac{V_o}{V_{in}} = \frac{2n+4}{1-D}. \quad (34)$$




Fig. 6. Voltage gain versus duty cycle under different turns ratios.




Fig. 7. Normalized voltage stresses.

Fig. 6 shows the curves of the voltage gain versus the duty cycle under different turns ratios. It can be seen that the proposed converter has a high step-up voltage gain without an extreme duty cycle or a high turns ratio.

B. Voltage Stress

The voltage stresses of the capacitors are given by

$$V_{C1} = \frac{V_o}{2n+4}; V_{C2} = \frac{V_o}{n+2}; V_{C3} = \frac{V_o}{2}. \quad (35)$$

The voltage stresses of the switches can be derived as follows:

$$V_{S1} = V_{S2} = \frac{V_{in}}{1-D} = \frac{1}{2n+4}V_o. \quad (36)$$

It can be seen that the switch voltage stress is only one-sixth of the output voltage, if the turns ratio is one. It becomes even lower when the turns ratio increases. Therefore, low-voltage-rating MOSFETs with a small ON-resistance are allowed to lower the conduction loss.

The voltage stresses of the diodes are determined by the capacitor voltages. They are given by

$$V_{D1} = V_{D2} = \frac{1}{n+2}V_o; V_{D3} = V_{D4} = \frac{n+1}{n+2}V_o. \quad (37)$$

The relationship between the voltage stresses of the components and the turns ratios of the coupled inductor is shown in Fig. 7. It can be seen that the switch voltage stress decreases as the voltage gain is extended by increasing the turns ratio. The voltage stresses on D_1 and D_2 also decrease as the turns ratio increases. The voltage stresses on D_3 and D_4 increase as the




Fig. 8. Current waveforms of the capacitors.

turns ratio increases, but they are always lower than the output voltage. The voltage stress on C_3 is always half of the output voltage. The voltage stresses on C_1 and C_2 decrease as the turns ratio increases.

C. Input Current Sharing

The average magnetizing currents are assumed as I_{m1} and I_{m2} by applying small-ripple approximation. Let $t_2-t_1 = D_a T_s$ and $t_6-t_5 = D_b T_s$. Ignoring modes 4 and 8, the current waveforms of the capacitors are as shown in Fig. 8. According to the charge balance of the capacitors, the following equations are obtained:

$$\begin{aligned} & \frac{1}{2} \left(I_{m1} + \frac{I_{m1}}{n+1} \right) D_a + \frac{I_{m1}}{n+1} (1-D-D_a) \\ &= \frac{1}{2} \left(I_{m2} + \frac{I_{m2}}{n+1} \right) D_b + \frac{I_{m2}}{n+1} (1-D-D_b) \end{aligned} \quad (38)$$

$$\frac{1}{2} \cdot \frac{I_{m1}}{n+1} D_a + \frac{I_{m1}}{n+1} (1-D-D_a) = \frac{1}{2} I_{m2} D_b \quad (39)$$

$$\begin{aligned} & \frac{1}{2} \cdot \frac{I_{m1}}{n+1} D_a + \frac{I_{m1}}{n+1} (1-D-D_a) \\ &= \frac{1}{2} \cdot \frac{I_{m2}}{n+1} D_b + \frac{I_{m2}}{n+1} (1-D-D_b) \end{aligned} \quad (40)$$

$$\left(\frac{1}{2} \cdot \frac{I_m}{n+1} - I_o \right) D_b + \left(\frac{I_m}{n+1} - I_o \right) (1-D-D_b) = I_o D. \quad (41)$$

Solving (38)–(41), the following relationships can be obtained:

$$I_{m1} = I_{m2} = I_m = \frac{n+2}{1-D} I_o \quad (42)$$

$$D_a = D_b = \frac{2}{n+2} (1-D). \quad (43)$$

It can be seen that the magnetizing currents of the two coupled inductors are balanced due to the charge balance of the capacitors.

The secondary windings of the coupled inductors are connected in series; thus, they share the same secondary current.

The average current flowing through L_{k1} can be evaluated as follows:

$$I_{Lk1} = \frac{1}{T_s} \left(\int_0^{(D-0.5)T_s} i_{m1} dt + \int_{(D-0.5)T_s}^{0.5T_s} (i_{m1} + ni_{sec}) dt + \int_{0.5T_s}^{DT_s} i_{m1} dt + \int_{DT_s}^{T_s} (i_{m1} + ni_{sec}) dt \right) = I_m. \quad (44)$$

The average current flowing through L_{k2} can be evaluated as follows:

$$I_{Lk2} = \frac{1}{T_s} \left(\int_0^{(D-0.5)T_s} i_{m2} dt + \int_{(D-0.5)T_s}^{0.5T_s} (i_{m2} - ni_{sec}) dt + \int_{0.5T_s}^{DT_s} i_{m2} dt + \int_{DT_s}^{T_s} (i_{m2} - ni_{sec}) dt \right) = I_m. \quad (45)$$

From (44) and (45), it can be seen that the primary currents of the coupled inductors are balanced.

D. Input Current Ripple

The input current of the proposed converter equals the sum of the primary currents of the coupled inductors. Since the coupled inductors share the same secondary current, the input current can be derived as follows:

$$i_{in} = (i_{m1} + ni_{sec}) + (i_{m2} - ni_{sec}) = i_{m1} + i_{m2}. \quad (46)$$

From the operation principle, it can be seen that the magnetizing currents have an interleaved feature. The frequency of the input current ripple is twice the switching frequency. Therefore, the input current is continuous, and the ripple is significantly reduced.

The peak-to-peak ripple of the magnetizing current is given by

$$\Delta i_{Lm} = \frac{V_{in} D}{L_m f_s}. \quad (47)$$

The peak-to-peak ripple of the input current is given by

$$\Delta i_{in} = \frac{V_{in} (2D - 1)}{L_m f_s}. \quad (48)$$

The input current ripple normalized to the magnetizing current ripple is illustrated in Fig. 9. It can be seen that a smaller duty cycle results in a better ripple cancellation effect. Also, as seen from (47) and (48), smaller duty cycles lead to lower magnetizing current ripples and input current ripples. Thus, the size of the coupled inductor can be reduced, and the current stress of the input capacitor can be alleviated, which help improve the power density.

E. Voltage Gain Considering Parasitic Elements

Similar to the conventional boost converter, the voltage gain of the proposed converter would deviate from the ideal value if parasitic elements are considered, especially under extreme




Fig. 9. Normalized input current ripple versus duty cycle.




Fig. 10. Equivalent circuit including parasitic elements.

duty cycles. The equivalent circuit, including parasitic elements, is illustrated in Fig. 10. In order to simplify the calculation, it is assumed that the two switches have an identical ON-resistance r_{ON} , the two coupled inductors have an identical primary resistance r_{pri} and an identical secondary resistance r_{sec} , all capacitors have the same equivalent series resistance r_c , and all diodes have the same forward voltage drop V_d . Besides, the small-ripple approximation is used, and modes 4 and 8 are ignored in the calculation.

In modes 1 and 5, the equations with parasitic elements are derived as follows:

$$V_{in} = v_{m1} + I_m (r_{pri} + r_{ON}) \quad (49)$$

$$V_{in} = v_{m2} + I_m (r_{pri} + r_{ON}). \quad (50)$$

In mode 2, the equations with parasitic elements are derived as follows:

$$V_{in} = v_{m1} + V_{C1} + (I_m + ni_{sec}) (r_{pri} + r_c) + V_d + 2I_m r_{ON} \quad (51)$$

$$V_{in} = v_{m2} + (I_m - ni_{sec}) r_{pri} + 2I_m r_{ON} \quad (52)$$

$$V_{C3} - V_{C2} + n(v_{m1} - v_{m2}) - i_{sec} (2r_{sec} + 2r_c) = 0. \quad (53)$$

In mode 3, the equations with parasitic elements are derived as follows:

$$V_{in} = v_{m1} + V_{C1} - V_{C2} + V_{C3} + n(v_{m1} - v_{m2}) - i_{sec} (r_{pri} + 3r_c + 2r_{sec}) + V_d + 2I_m r_{ON} \quad (54)$$

$$V_{in} = v_{m2} + (I_m - ni_{sec}) r_{pri} + 2I_m r_{ON}. \quad (55)$$




Fig. 11. Voltage gain with parasitic elements ($r_{ON} = 7.5 \text{ m}\Omega$, $r_{pri} = 20 \text{ m}\Omega$, $r_{sec} = 45 \text{ m}\Omega$, $r_c = 8 \text{ }\Omega$, $V_d = 0.75 \text{ V}$, $n = 1$, $V_{in} = 20\text{V}$).

In mode 6, the equations with parasitic elements are derived as follows:

$$V_{in} = v_{m1} + (I_m + ni_{sec})r_{pri} + (2I_m - i_{sec})r_{ON} \quad (56)$$

$$\begin{aligned} V_{in} &= v_{m2} - VC_1 + VC_2 + (2I_m - i_{sec})r_{ON} \\ &+ V_d + (I_m - ni_{sec})(r_{pri} + r_c) + (I_m - (n+1)i_{sec})r_c \end{aligned} \quad (57)$$

$$\begin{aligned} V_o - VC_2 - VC_3 + n(v_{m2} - v_{m1}) - (I_m - (n+1)i_{sec})r_c \\ + i_{sec}(2r_{sec} + r_c) = 0. \end{aligned} \quad (58)$$

In mode 7, the equations with parasitic elements are derived as follows:

$$V_{in} = v_{m1} + (I_m + ni_{sec})(r_{pri} + r_{ON}) \quad (59)$$

$$\begin{aligned} V_{in} &= v_{m2} - VC_1 + n(v_{m2} - v_{m1}) - VC_3 \\ &+ V_o + i_{sec}(r_{pri} + 2r_{sec} + 2r_c) + V_d. \end{aligned} \quad (60)$$

By applying the voltage-second balance principle to L_{m1} and L_{m2} , the voltage gain considering parasitic elements can be solved as follows:

$$\frac{V_o}{V_{in}} = \frac{\frac{2n+4}{1-D} - \frac{4V_d}{V_{in}}}{1 + \frac{n+2}{(n+1)^2(1-D)} \left(U \frac{r_{ON}}{R} + V \frac{r_{pri}}{R} + W \frac{r_{sec}}{R} + Z \frac{r_c}{R} \right)} \quad (61)$$

where

$$U = 7n^3 + 23n^2 + 28n + 11 + \frac{2(n+1)^2(n+2)(2D-1)}{1-D}$$

$$V = 8n^3 + 18n^2 + 20n + 8 + \frac{2(n+1)^2(n+2)(2D-1)}{1-D}$$

$$W = 4n + 2$$

$$Z = 1.5n^2 + 10n + 6.$$

As discussed earlier, the ideal voltage gain of the proposed converter is independent of the load conditions. However, if the parasitic elements are considered, under given parasitic parameters, the voltage gain would decrease as the load increases, and the voltage gain would collapse under extreme duty cycles, as shown in Fig. 11.

TABLE I
COMPARISON OF THE PROPOSED CONVERTER WITH SIMILAR CONVERTERS

Topologies	Proposed	Ref. [29]	Ref. [31]	Ref. [33]	Ref. [30]
Voltage gain	$\frac{2n+4}{1-D}$	$\frac{2n+2}{1-D}$	$\frac{2n+2}{1-D}$	$\frac{2n+3}{1-D}$	$\frac{2n+2}{1-D}$
Voltage stress of switches	$\frac{1}{2n+4}$	$\frac{1}{2n+2}$	$\frac{1}{2n+2}$	$\frac{1}{2n+3}$	$\frac{1}{2n+2}$
Max. voltage stress of diodes	$\frac{n+1}{n+2}$	$\frac{n}{n+1}$	$\frac{n}{n+1}$	$\frac{2n+1}{2n+3}$	$\frac{n}{n+1}$
Switches	2	2	2	2	2
Diodes	4	4	4	4	6
Magnetic cores	2	2	2	2	2
Windings	4	4	4	4	4
Capacitors	4	4	4	4	5
Common ground?	Yes	Yes	No	Yes	Yes
Balanced current?	Yes	Yes	Yes	No	Yes

F. Comparison

The proposed converter is compared with other similar converters in the literature. All the converters have an input interleaved operation and can be used in high step-up applications. The voltage gain, normalized voltage stresses of the switches and diodes, the number of components, common ground connection, and current-sharing performance are given in Table I.

It can be seen from Table I that the proposed converter has the same component counts as the converters in [29], [31], and [33]. However, the proposed converter achieves a higher voltage gain and a lower switch voltage stress under the same duty cycle and turns ratio, as illustrated in Fig. 12. Also, the proposed converter has the features of common ground connection and balanced current-sharing. Compared with the converter presented in [30], the proposed converter has fewer components, but it achieves a higher voltage gain and a lower switch voltage stress. Overall, the proposed converter is more suitable for high step-up applications, and low-voltage-rating MOSFETs with a small ON-resistance are allowed to lower the conduction loss. It should be pointed out that the maximum diode voltage stress of the proposed converter is larger than that of the other converters, but it is still lower than the output voltage.

IV. TOPOLOGY VARIATIONS

In higher step-up applications, SC cells, shown in Fig. 13(a), can be added to the basic topology in order to further extend the voltage gain and reduce the switch voltage stress. If one SC cell is added, the new voltage gain can be expressed as follows:

$$\frac{V_o}{V_{in}} = \frac{4n+6}{1-D}. \quad (62)$$

Another extension is to employ a coupled inductor with multiple windings. The WSC cell shown in Fig. 13(b) can be added.




Fig. 12. Comparison when $n = 1$. (a) Voltage gain. (b) Normalized switch voltage stress.




Fig. 13. Topology variations by adding (a) SC cells and (b) WSC cells.

The extra windings provide an extra degree of freedom; thus, a more flexible voltage gain can be achieved. If one WSC cell is added, the new voltage gain can be expressed as follows:

$$\frac{V_o}{V_{in}} = \frac{4n + 2n' + 6}{1 - D} \quad (63)$$

where $n = N_{a1}/N_{a0} = N_{b1}/N_{b0}$ and $n' = N_{a2}/N_{a0} = N_{b2}/N_{b0}$.

These variations achieve a higher voltage gain and a lower component voltage stress with a higher cost and an increased

circuit complexity. They are more suitable for ultra-high step-up applications.

V. DESIGN CONSIDERATIONS

A. Coupled-Inductor Design

From the aforementioned analysis, the duty cycle should be designed greater than 0.5. An extreme duty cycle must be avoided since the voltage gain could collapse. Once a proper duty cycle is selected, the turns ratio of the coupled inductors is determined by the required voltage gain. It is given by

$$n = \frac{V_o}{V_{in}} \cdot \frac{1 - D}{2} - 2. \quad (64)$$

The magnetizing inductances of the coupled inductors can be designed based on the magnetizing current ripple, which is also closely related to the input current ripple. The magnetizing inductance can be calculated as follows:

$$L_m = L_{m1} = L_{m2} = \frac{V_{in} D}{\Delta i_{Lm} f_s} = \frac{V_{in} (2D - 1)}{\Delta i_{in} f_s}. \quad (65)$$

In this paper, the converter is designed to be operated in the CCM. The minimum magnetizing inductance value for the CCM operation is given by

$$L_m > L_{m_crit} = \frac{V_{in} D (1 - D)}{2 (n + 2) I_o f_s}. \quad (66)$$

The leakage inductances of the coupled inductors help alleviate the diode reverse recovery problem. Thus, the leakage inductances can be designed based on the current falling rate of the diodes, which are given by

$$L_k = L_{k1} = L_{k2} = \frac{(n + 1) V_o}{4n^2 (n + 2) \frac{di_{D3}}{dt}} = \frac{(n + 1) V_o}{4n^2 (n + 2) \frac{di_{D4}}{dt}}. \quad (67)$$

The peak currents of the coupled inductors are given by

$$I_{k1_pk} = I_{k2_pk} = \frac{(2n + 1)}{(n + 1)} I_m. \quad (68)$$

The rms currents of the primary windings are given by

$$I_{k1_rms} = I_{k2_rms} = \frac{n + 2}{1 - D} I_o \times \sqrt{\frac{2(6n^3 + 14n^2 + 15n + 6)(1 - D)}{3(n + 2)(n + 1)^2} + 2D - 1}. \quad (69)$$

The rms currents of the secondary windings are given by

$$I_{sec_rms} = I_o \sqrt{\frac{2(n + 2)(3n + 2)}{3(n + 1)^2(1 - D)}}. \quad (70)$$

B. Semiconductor Selection

The switches and diodes are chosen based on the voltage and current stresses. The voltage stresses of the switches and diodes can be calculated from (36) and (37). The rms current stresses

TABLE II
 KEY PARAMETERS OF THE PROTOTYPE

Parameters	Value/Description
Input voltage	20 V
Output voltage	400 V
Output power	320 W
Switching frequency	50 kHz
Switches S_1 - S_2	IPA075N15N3 (150 V)
Diodes D_1 , D_2	STPS20200CT (200 V)
Diodes D_3 , D_4	TST20H300CW (300 V)
	Turns ratio = 1:1
Coupled inductors	Magnetizing inductance = 100 μ H Leakage inductance = 3.5 μ H
Capacitor C_1	22 μ F Film capacitor
Capacitor C_2 , C_3	8.2 μ F Film capacitor
Capacitor C_o	2 \times 56 μ F electrolytic capacitor

of the switches are given by

$$I_{S1_{rms}} = \frac{n+2}{1-D} I_o \times \sqrt{2D-1 - \frac{(1-D)(4n^3+12n^2+13n+4.67)}{(n+2)(n+1)^2}} \quad (71)$$

$$I_{S2_{rms}} = \frac{n+2}{1-D} I_o \sqrt{3-2D}. \quad (72)$$

The average currents flowing through the diodes are given by

$$I_{D1} = I_{D2} = I_{D3} = I_{D4} = I_o. \quad (73)$$

C. Capacitor Design

The capacitors are used to transfer energy from the input to the output. They are designed based on the voltage ripple $r\%$ and the output power P_o . The calculations of the capacitors are as follows:

$$C_1 = \frac{(2n+4)P_o}{r\%V_o^2 f_s} \quad (74)$$

$$C_2 = \frac{(n+2)P_o}{r\%V_o^2 f_s} \quad (75)$$

$$C_3 = \frac{2P_o}{r\%V_o^2 f_s}. \quad (76)$$

Generally, capacitors with a low equivalent series resistance (ESR) are preferred in order to reduce power losses. It is a favorable solution that film capacitors or multilayer chip-type ceramic capacitors are adopted. Moreover, multiple capacitors can be connected in parallel to reduce the ESR.

VI. EXPERIMENTAL RESULTS

A prototype with 20-V input and 400-V output was built in order to verify the performance of the proposed converter. The key parameters of the prototype are given in Table II. A picture of the prototype is shown in Fig. 14.

Fig. 15 shows the interleaved driving signals and the drain-to-source voltages of the switches. The duty cycles of the switches




Fig. 14. Picture of the prototype.




Fig. 15. Driving signals and drain-to-source voltages of the switches.




Fig. 16. Input and output voltages.




Fig. 17. Voltages across the diodes.

are around 0.7. The voltage stresses of the switches are clamped at around 68 V, which is much lower than the output voltage.

Fig. 16 shows that the input voltage is 20 V and the output voltage is 400 V. Therefore, a high voltage gain is achieved, even when the turns ratio is 1.




Fig. 18. Currents through the diodes.




Fig. 20. Primary currents of the coupled inductors and the input current.




Fig. 19. Voltages across the capacitors.

Fig. 17 shows the voltages of the diodes. As can be seen, the blocking voltages of D_1 and D_2 are around 136 V and the blocking voltages of D_3 and D_4 are around 268 V, which match the calculations from (41). Fig. 18 shows the currents through the diodes. It can be seen that the reverse recovery problems of the diodes are alleviated due to the existence of the leakage inductances.

Fig. 19 shows the voltages across the capacitors. It can be seen that V_{C1} , V_{C2} , and V_{C3} are around 68, 136, and 200 V, respectively, which are consistent with the calculations from (37).

Fig. 20 shows the primary currents of the coupled inductors and the input current. It can be seen that balanced primary current sharing is achieved. The frequency of the input current ripple is twice the switching frequency, and the input current ripple is significantly reduced due to the interleaved operation.

Fig. 21(a) shows the voltage and current of S_1 at the turn-ON transition. Fig. 21(b) shows the voltage and current of S_2 at the turn-ON transition. As can be seen, both switches are turned-ON under the ZCS.

Fig. 22(a) shows the transient response due to load increase from 50% to 100%, and Fig. 22(b) shows the transient response due to load decrease from 100% to 50%.

The measured efficiency of the prototype is shown in Fig. 23. The peak efficiency is 94.9%. At full load, the efficiency is




Fig. 21. ZCS turn-ON of the switches. (a) Voltage and current of S_1 . (b) Voltage and current of S_2 .




Fig. 22. Transient response. (a) Load increase. (b) Load decrease.




Fig. 23. Measured efficiency versus output power.

94.7%. The loss breakdown based on the prototype at full load is shown in Fig. 24. It can be seen that the dominant power losses are the coupled-inductor loss, the diode loss, and the switch loss. More coppers can be used in the coupled inductor to further improve the efficiency of the proposed converter.




Fig. 24. Loss breakdown.

VII. CONCLUSION

An interleaved high step-up converter integrating coupled-inductor and SC techniques has been proposed in this paper. It is shown that a very high step-up voltage gain is achieved without an extreme duty cycle or a high turns ratio. Also, due to the low switch voltage stress, low-voltage-rating MOSFETs with a small ON-resistance are allowed to reduce the conduction loss. Furthermore, a low-ripple continuous input current is achieved, thanks to the interleaved operation at the input side. Moreover, the ZCS turn-ON of the switches is achieved, and the reverse recovery problem of the diodes is alleviated. In addition, the leakage energy is recycled. The operation principles and characteristics of the basic topology were analyzed in detail. A 20-V input and 400-V output prototype was built. Experimental results have verified the theoretical analysis.

REFERENCES

- [1] W. Li and X. He, "Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1239–1250, Apr. 2011.
- [2] J. M. Carrasco *et al.*, "Power-electronic systems for the grid integration of renewable energy sources: A survey," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1002–1016, Jun. 2006.
- [3] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up DC–DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [4] C. M. Young, M. H. Chen, T. A. Chang, C. C. Ko, and K. K. Jen, "Cascade Cockcroft–Walton voltage multiplier applied to transformerless high step-up DC–DC converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 2, pp. 523–537, Feb. 2013.
- [5] B. Axelrod, G. Golan, Y. Berkovich, and A. Shenkman, "Diode–capacitor voltage multipliers combined with boost-converters: Topologies and characteristics," *IET Power Electron.*, vol. 5, no. 6, pp. 873–884, Jul. 2012.
- [6] L. Müller and J. W. Kimball, "High gain DC–DC converter based on the Cockcroft–Walton multiplier," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6405–6415, Sep. 2016.
- [7] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC–DC converter with high voltage gain and two input boost stages," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4206–4215, Jun. 2016.
- [8] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain DC–DC converter based on modified Dickson charge pump voltage multiplier," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7707–7715, Oct. 2017.
- [9] Y. Jang and M. M. Jovanovic, "Interleaved boost converter with intrinsic voltage-doubler characteristic for universal-line PFC front end," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1394–1401, Jul. 2007.
- [10] F. L. Tofoli, D. de Souza Oliveira, Jr., R. P. T. Bascope, and Y. J. A. Alcazar, "Novel nonisolated high-voltage gain dc–dc converters based on 3SSC and VMC," *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 3897–3907, Sep. 2012.
- [11] W. Bin, L. Shouxiang, L. Yao, and K. M. Smedley, "A new hybrid boosting converter for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1203–1215, Feb. 2016.
- [12] S. Lee, P. Kim, and S. Choi, "High step-up soft-switched converters using voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3379–3387, Jul. 2013.
- [13] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC–DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
- [14] Q. Zhao and F. C. Lee, "High-efficiency, high step-up DC–DC converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65–73, Jan. 2003.
- [15] R.-J. Wai and R.-Y. Duan, "High step-up converter with coupled-inductor," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1025–1035, Sep. 2005.
- [16] T. F. Wu, Y. S. Lai, J. C. Hung, and Y. M. Chen, "Boost converter with coupled inductors and buck–boost type of active clamp," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 154–162, Jan. 2008.
- [17] Y. Zheng, S. Li, and K. Smedley, "Non-isolated high step-down converter with ZVS and low current ripple," *IEEE Trans. Ind. Electron.*, vol. 66, no. 2, pp. 1068–1079, Feb. 2019, doi: [10.1109/TIE.2018.2833047](https://doi.org/10.1109/TIE.2018.2833047).
- [18] J. Yao, A. Abramovitz, and K. M. Smedley, "Analysis and design of charge pump-assisted high step-up tapped inductor SEPIC converter with an inductorless, regenerative snubber," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5565–5580, Oct. 2015.
- [19] A. M. S. S. Andrade, E. Mattos, L. Schuch, H. L. Hey, and M. L. S. Martins, "Synthesis and comparative analysis of very high step-up DC–DC converters adopting coupled inductor and voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5880–5897, Jul. 2018.
- [20] Y. P. Siwakoti and F. Blaabjerg, "Single switch nonisolated ultra-step-up DC–DC converter with an integrated coupled inductor for high boost applications," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8544–8558, Nov. 2017.
- [21] Y. Ye, K. W. E. Cheng, and S. Chen, "A high step-up PWM DC–DC converter with coupled-inductor and resonant switched-capacitor," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7739–7749, Oct. 2017.
- [22] J. Ai and M. Lin, "Ultralarge gain step-up coupled-inductor DC–DC converter with an asymmetric voltage multiplier network for a sustainable energy system," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6896–6903, Sep. 2017.
- [23] H. Liu, F. Li, and J. Ai, "A novel high step-up dual switches converter with coupled inductor and voltage multiplier cell for a renewable energy system," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 4974–4983, Jul. 2016.
- [24] G. Wu, X. Ruan, and Z. Ye, "High step-up DC–DC converter based on switched capacitor and coupled inductor," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5572–5579, Jul. 2018.
- [25] K. C. Tseng, C. C. Huang, and C. A. Cheng, "A single-switch converter with high step-up gain and low diode voltage stress suitable for green power-source conversion," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 2, pp. 363–372, Jun. 2016.
- [26] A. Ajami, H. Ardi, and A. Farakhor, "A novel high step-up DC/DC converter based on integrating coupled inductor and switched-capacitor techniques for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4255–4263, Aug. 2015.
- [27] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "A novel high step-up DC–DC converter for a microgrid system," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1127–1136, Apr. 2011.
- [28] W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2397–2408, Sep. 2010.
- [29] K.-C. Tseng, C.-C. Huang, and W.-Y. Shih, "A high step-up converter with a voltage multiplier module for a photovoltaic system," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 3047–3057, Jun. 2013.
- [30] K. C. Tseng and C. C. Huang, "High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1311–1319, Mar. 2014.
- [31] X. Hu and C. Gong, "A high gain input-parallel output-series DC/DC converter with dual coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1306–1317, Mar. 2015.
- [32] Y. T. Chen, Z. X. Lu, and R. H. Liang, "Analysis and design of a novel high-step-up DC/DC converter with coupled inductors," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 425–436, Jan. 2018.
- [33] X. Hu, G. Dai, L. Wang, and C. Gong, "A three-state switching boost converter mixed with magnetic coupling and voltage multiplier techniques for high gain conversion," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2991–3001, Apr. 2016.
- [34] M. Forouzesh, Y. Shen, K. Yari, Y. P. Siwakoti, and F. Blaabjerg, "High-efficiency high step-up DC–DC converter with dual coupled inductors for grid-connected photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5967–5982, Jul. 2018.

- [35] W. Li, Y. Zhao, J. Wu, and X. He, "Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 133–143, Jan. 2012.
- [36] K. C. Tseng, J. Z. Chen, J. T. Lin, C. C. Huang, and T. H. Yen, "High step-up interleaved forward-flyback boost converter with three-winding coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4696–4703, Sep. 2015.
- [37] L. He and Y. Liao, "An advanced current-autobalance high step-up converter with a multicoupled inductor and voltage multiplier for a renewable power generation system," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 6992–7005, Oct. 2016.



Yifei Zheng (S'16) received the B.S. degree in electrical engineering from Beijing Jiaotong University, Beijing, China, in 2009, and the M.S. degree in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2012. He is currently working toward the Ph.D. degree in power electronics at the University of California, Irvine, Irvine, CA, USA.

From 2012 to 2015, he was an Electrical Engineer with Xi'an XJ Power Electronic Technology Corporation, Xi'an, China, involved with the development of high-power grid-connected inverters for photovoltaic and metro applications. His research interests include high step-up converters, high step-down converters, bidirectional converters, and their applications.



Keyue Ma Smedley (S'87–M'90–SM'97–F'08) received the B.S. and M.S. degrees in electrical engineering from Zhejiang University, Hangzhou, China, in 1982 and 1985, respectively, and the M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology, Pasadena, CA, USA, in 1987 and 1991, respectively.

She is currently a Professor with the Department of Electrical Engineering and Computer Science, University of California, Irvine, Irvine, CA, the Director of the UCI Power Electronics Laboratory, and a co-founder of One-Cycle Control Inc. Her technology has been integrated into commercial products spanning from audio amplifiers to V/var control, power grid dynamic voltage control, power quality control, renewable generation, energy storage systems, mobile power, microgrids, etc. Her soft switching and regenerative clamping circuits are widely used in industry. Her work has resulted in more than 180 technical publications, more than ten US/international patents, two start-up companies, and numerous commercial applications. Her research interests include high-efficiency dc–dc converters, high-fidelity class-D power amplifiers, four-quadrant three-phase and single-phase converters (covering PFC rectifiers, active power filters, inverters, var generation), switching capacitor converters, utility-scale fault current limiters, power grid modeling for high penetration renewables, solar power integration, power quality control, etc.

Dr. Smedley was the recipient of the UCI Innovation Award 2005. Her work with One-Cycle Control Inc., won the Department of the Army Achievement Award at the Pentagon in 2010.