





# Stability Issue of Cascaded Systems With Consideration of Switching Ripple Interaction

Xin Li , Xinbo Ruan , *Fellow, IEEE*, Xiaoling Xiong , Qian Jin , *Student Member, IEEE*, and Chi K. Tse, *Fellow, IEEE*

**Abstract**—Impedance-based criteria are often used for assessing the stability of cascaded converter systems. In this paper, it is pointed out that the switching ripple interaction (SRI) between the source converter and the load converter in a cascaded system would change the gain of the pulsewidth modulation of the source converter, causing the cut-off frequency and the phase margin of the source converter to change accordingly. Thus, even if a cascaded system is shown to be stable under an impedance-based criterion, it can, in fact, be unstable due to the SRI. This paper proposes an adaptive modulation sample-and-hold method for eliminating the effect of the SRI. A 48 V–12 V–5 V cascaded system consisting of two buck converters is tested for verification.

**Index Terms**—Adaptive, cascaded system, sample-and-hold, stability issue, switching ripple interaction (SRI).

## I. INTRODUCTION

**D**UE to high efficiency, high power density, and high reliability, dc distributed power systems (DPSs) have been widely applied in power generation and delivery applications, including renewable energy generation systems [1]–[3], aircraft with increased utilization of electric power (commonly called more electric aircraft) [4], electric vehicles [5], and so on. In a dc DPS, cascade connection is the main connection style, as shown in Fig. 1, where the front-end converter is called the source converter, and the downstream converter is called the load converter.

Despite the stable operation of the source converter and load converter when working individually, the cascaded system constructed may still be unstable [6]. To assess the stability of a cascaded system, we may directly analyze the whole system treating it as a single converter system. However, since the




Fig. 1. Typical structure of the cascaded system.

cascaded system is usually a high-order system, such direct analysis is relatively complex and does not provide much physical insight. Middlebrook [7] first proposed the impedance-based analysis method for stability assessment of cascaded systems. Essentially, the ratio of the output impedance of the source converter  $Z_{o,s}$  and the input impedance of the load converter  $Z_{in,l}$ , i.e.,  $Z_{o,s}/Z_{in,l}$ , can be equivalently identified as the minor loop gain of the cascaded system. It has been shown that the cascaded system is stable if both the source converter and load converter are stable individually, and meanwhile,  $Z_{o,s}/Z_{in,l}$  meets the Nyquist criterion. This is commonly referred to as Middlebrook impedance-based stability criterion, which has been widely applied in the design of input filters for switching-mode power supplies [8]–[10] and other voltage-source cascaded systems [11]–[13]. For current-source systems, such as the grid-connected inverter, the minor loop gain becomes  $Z_{in,l}/Z_{o,s}$  [14], [15]. To assess the stability of more complicated DPSs containing an assembly of voltage-source, current-source converters and bi-directional converters, a generalized stability criterion for a dc DPS is proposed, where all the subsystems are classified by their terminal properties [16]. Based on these criteria, a number of control schemes based on shaping the input and output impedances of the subsystems have been presented to improve the system stability [17]–[22].

It should be noted that, in assessing the stability of a DPS, the precondition involving the use of the criteria is that all the subsystems should be stable when operating individually. The source converter and load converter are often assumed to have no interactions when assessing the stability of the individual subsystems. However, the switching ripple components of the cascaded subsystems would interact via the intermediate bus port. To be specific, the load current of the source converter is determined by the input current of the load converter. Hence, the load current of the source converter contains not only the dc component but also the switching ripple of the load converter. Similarly, the input voltage of the load converter is determined by the output voltage of the source converter, and it contains not only the dc component but also the switching ripple of the source

Manuscript received May 14, 2018; revised July 26, 2018; accepted October 10, 2018. Date of publication October 16, 2018; date of current version May 2, 2019. This work was supported by the National Natural Science Foundation of China for Distinguished Young Scholars under Award 51525701. Recommended for publication by Associate Editor G. Escobar. (*Corresponding author: Xinbo Ruan.*)

X. Li, X. Ruan, and Q. Jin are with the Center for More-Electric-Aircraft Power System, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 211106, China (e-mail:

converter. This interaction would affect the performance of the cascaded system under some circumstances. One of the most well-known problems is the beat frequency oscillation in cascaded systems, where the oscillation frequency is determined by the difference between the switching frequencies of the source converter and load converter [23]–[25]. In this paper, an unstable phenomenon caused by the switching ripple interaction (SRI) in cascaded systems is discovered and analyzed. This phenomenon exists regardless of whether the switching frequencies are the same or not. It is found that the SRI would increase the switching ripple of the subsystems, which would further affect their stability. In other words, although both the source converter and load converter are designed to be stable individually, they may still be unstable when cascaded together, and eventually, the whole system would become unstable even if  $Z_{o,s}/Z_{in,l}$  meets the Nyquist criterion. Therefore, to evaluate the stability of the cascaded system more accurately, the subsystems have to be stable under the influence of the SRI.

Average models are widely adopted in analyzing the stability of the source converter and load converter [26]–[28]. However, two assumptions are made when applying average models [29], namely, 1) the perturbation signal frequency is far below the switching frequency, and 2) the ripple amplitudes of the state variables and the modulation signal of the pulsewidth modulator are much lower than their dc respective components. Nevertheless, it is shown, in this paper, that the small switching ripple assumption may not be valid in the source converter or load converter when the SRI is considered, thereby invalidating the average models. In fact, the instability caused by the SRI is a fast-scale instability. So, in order to accurately analyze the stability of the subsystems, more accurate models are needed [30].

In the presence of the SRI, the source and load converters are coupled, leading to the instability of the cascaded system as well as increased analytical complexity. This is not desirable for the modular design of the dc DPS. For this reason, this paper proposes a method for suppressing the SRI of the subsystems so as to improve the stability of the cascaded system and to simplify the analysis of the cascaded system.

This paper is organized as follows. In Section II, the influence of the SRI on the source and load converters is investigated. Then, in Section III, the stability of the cascaded system with consideration of the SRI is analyzed by using the extended-frequency-range small-signal model of dc–dc converters [30]. In Section IV, an adaptive modulation sample-and-hold method is proposed to eliminate the SRI. To verify the theoretical analysis and the effectiveness of the proposed solution, experimental test of a 48 V–12 V–5 V cascaded system prototype consisting of two buck converters is provided in Section V. Finally, Section VI concludes this paper.

## II. SWITCHING RIPPLE INTERACTION IN A CASCADED SYSTEM

The circuit schematic diagrams of the source converter and the load converter are shown in Fig. 2. As shown in Fig. 2(a), the output voltage of the source converter is the intermediate bus voltage of the cascaded system  $v_{bus}$  and the load current is the intermediate bus current  $i_{bus}$ . This intermediate bus current




Fig. 2. Circuit schematic diagrams of subsystems in the cascaded system. (a) Source converter. (b) Load converter.

TABLE I  
PARAMETERS OF THE SOURCE CONVERTER

Parameters	Symbols	Values	Parameters	Symbols	Values
Input voltage	$V_{in}$	48 V	Output capacitance	$C_{bus}$	200 $\mu$ F
Output voltage	$V_{bus}$	12 V	ESR	$R_{c\_bus}$	10 m $\Omega$
Output power	$P_{o,s}$	50 W	Amplitude of carrier	$V_{m,s}$	1.45 V
Switching frequency	$f_{s,s}$	100 kHz	Voltage feedback factor	$H_{v,s}$	0.12
Inductance	$L_s$	108 $\mu$ H			

comprises a dc component  $I_{bus}$  and an ac component  $\Delta i_{bus}(t)$  caused by the switching ripple of the load converter. As illustrated in Fig. 2(b), the input voltage of the load converter is the intermediate bus voltage of the cascaded system  $v_{bus}$ , which comprises a dc component  $V_{bus}$  and an ac component  $\Delta v_{bus}(t)$  caused by the switching ripple of the source converter. In Fig. 2, it can be seen that the switching ripples from the source and load converters will interact at the intermediate bus port, resulting in the SRI of the source and load converters. Usually, the stability of the source converter and load converter is analyzed without considering the SRI, i.e., with  $\Delta v_{bus}(t)$  and  $\Delta i_{bus}(t)$  discarded.

As seen in Fig. 2(a), the input current of the load converter is the origin of  $\Delta i_{bus}(t)$  in the source converter. When  $\Delta i_{bus}(t)$  flows through the output filter capacitor of the source converter  $C_{bus}$ , the switching ripple in  $v_{bus}$  will change. If the input current of the load converter is continuous, as in the case of a boost converter,  $\Delta i_{bus}$  is smaller than  $I_{bus}$ . Therefore, the impact on the switching ripple of  $v_{bus}$  is small. However, if the input current of the load converter is discontinuous, as in the case of buck and buck–boost converters,  $\Delta i_{bus}$  is quite large, and may even exceed the value of  $I_{bus}$ . The impact on the switching ripple of  $v_{bus}$  is large. After the switching ripple component of  $v_{bus}$  passes through the feedback compensation circuit of the source converter, it will further affect the switching ripple component in the modulation signal of the source converter.

A buck converter is adopted as the source converter in the cascaded system, and the main parameters are given in Table I.




Fig. 3. Key waveforms of the source converter. (a) Operating independently. (b) After cascading with the load converter having a continuous input current load converter. (c) After cascading with the load converter having a discontinuous input current converter.

The transfer function of the voltage regulator of the source converter is designed as

$$G_{c,s0}(s) = \frac{12430 \left(1 + \frac{s}{9000}\right) \left(1 + \frac{s}{11000}\right)}{s \left(1 + \frac{s}{314000}\right) \left(1 + \frac{s}{450000}\right)}. \quad (1)$$

Fig. 3 shows the simulated key waveforms of the source converter under three conditions, namely, operating independently, cascaded with a continuous input current load converter, and cascaded with a discontinuous input current load converter. As seen in Fig. 3(a), when operating independently, the output current of the source converter  $i_{o,s}$  is exactly the dc component  $I_{bus}$ , and the switching ripple of  $v_{bus}$  is very small. Thus, the corresponding switching ripple of the modulation signal  $v_{mod,s}$  is quite small compared to the peak-to-peak value of the carrier




Fig. 4. Control block diagram of the source converter.

signal, and it can be neglected. As seen in Fig. 3(b), when the load converter has continuous input current,  $i_{o,s}$  contains the switching ripple of the input current of the load converter, resulting in a small increase of the ripple amplitude in  $v_{bus}$  and  $v_{mod,s}$ . As seen in Fig. 3(c), when the load converter has a discontinuous input current, the switching ripple in  $i_{o,s}$  increases sharply, resulting in a significant increase of the ripple amplitude in  $v_{bus}$  and  $v_{mod,s}$ . Therefore, the switching ripple of  $v_{mod,s}$  is no longer negligible compared with that of the carrier.

Similarly, the switching ripple of the source converter will be imposed on the input voltage of the load converter, resulting in a switching ripple  $\Delta v_{bus}$ , which causes the output voltage of the load converter  $v_o$  to fluctuate. However, since  $\Delta v_{bus}$  is usually much less than  $V_{bus}$ , and will mostly be filtered by the inherent inductor and capacitor of the load converter before reaching  $v_o$ , it can, therefore, be ignored. Thus, it suffices to consider the effect of the SRI on the source converter.

### III. EFFECT OF THE SWITCHING RIPPLE INTERACTION ON THE CASCADED SYSTEM

#### A. Modeling and Analysis of the SRI and Stability of Cascaded Systems

Due to the existence of the SRI, the source converter in the cascaded system can be regarded as a voltage mode controlled system with a pulse load, which is a unique phenomenon in the cascaded system. The pulse load is part of the source converter and should be considered while modeling the converter.

As analyzed in Section II, the switching ripple amplitude of the modulation signal  $v_{mod,s}$  may be comparable to that of the carrier signal due to the SRI. Thus, the validity of the average model is questionable here, since it is applicable only when the ripple amplitude of the modulation signal is much smaller than the carrier signal. The extended-frequency-range small-signal model of dc-dc converters is proposed in [30], which is derived only with the small-signal assumption and takes the sideband effect and aliasing effect caused by the switching ripple components into account. This small-signal model is accurate up to the switching frequency and very effective in predicting a variety of instability issues, even if the ripple amplitude of  $v_{mod,s}$  is comparable to that of the carrier signal. So, this small-signal model is adopted here to describe the cascaded system with the SRI. Fig. 4 shows the control block diagram of the source converter based on the extended-frequency-range small-signal model, where  $G_{c,s}(s)$  is the transfer function of the voltage regulator,  $G_{vd,s}(s)$  is the transfer function of duty-cycle-to-output-voltage,  $H_{v,s}$  is the sense gain of the output voltage, and  $G_{PWM,s}$  is the transfer function of the pulsewidth modulation (PWM)

modulator. The expression of  $G_{\text{PWM},s}$  is [30]

$$G_{\text{PWM},s}(s) = \frac{1}{V_{m,s} - T_{s,s}V'_{\text{mod},s}(D_{y,s}T_{s,s}) + \sum_{k=-\infty, k \neq 0}^{+\infty} H_{v,s}G_{c,s}(s + jk\omega_{s,s})G_{\text{vd},s}(s + jk\omega_{s,s})} \quad (2)$$

where  $D_{y,s}$  is the steady-state duty cycle of the source converter,  $T_{s,s}$  is the switching period of the source converter,  $\omega_{s,s}$  is the angular frequency of the carrier, and  $V'_{\text{mod},s}(D_{y,s}T_{s,s})$  is the slope of the steady-state modulation signal  $V_{\text{mod},s}(t)$  at  $D_{y,s}T_{s,s}$ . The infinite series  $\sum_{k=-\infty, k \neq 0}^{+\infty} H_{v,s}G_{c,s}(s + jk\omega_{s,s})G_{\text{vd},s}(s + jk\omega_{s,s})$  describes the sideband effect and aliasing effect on  $G_{\text{PWM},s}(s)$ . This is equivalent to introducing poles to the loop, resulting in a phase delay of  $G_{\text{PWM},s}(s)$  [30].

According to Fig. 4 and (2), the complete loop gain expression of the source converter with the SRI is derived as

$$T_{v,s}(s) = \frac{H_{v,s}G_{c,s}(s)G_{\text{vd},s}(s)}{V_{m,s} - T_{s,s}V'_{\text{mod},s}(D_{y,s}T_{s,s}) + \sum_{k=-\infty, k \neq 0}^{+\infty} H_{v,s}G_{c,s}(s + jk\omega_{s,s})G_{\text{vd},s}(s + jk\omega_{s,s})} \quad (3)$$

Due to the SRI,  $V'_{\text{mod},s}(D_{y,s}T_{s,s})$  is affected by  $\Delta i_{\text{bus}}$  (the quantitative relationship between  $\Delta i_{\text{bus}}$  and  $V'_{\text{mod},s}(D_{y,s}T_{s,s})$  is derived in the Appendix), and  $V'_{\text{mod},s}(D_{y,s}T_{s,s})$  increases with the magnitude of  $\Delta i_{\text{bus}}$ , as shown in Fig. 3. Specifically, if  $V'_{\text{mod},s}(D_{y,s}T_{s,s}) > 0$ ,  $V_{m,s} - T_{s,s}V'_{\text{mod},s}(D_{y,s}T_{s,s})$  becomes smaller. Hence, according to (3), the magnitude of the loop gain will increase, and also the effect of infinite series arises, and the phase delay will be more obvious [30], leading to a smaller phase margin and hence a less stable or unstable system.

$G_{\text{vd},s}(s)$  of the source converter (a buck converter with parameters listed in Table I) is given by [26]

$$G_{\text{vd},s}(s) = \frac{V_{\text{in}}(1 + sC_{\text{bus}}R_{c,\text{bus}})}{s^2L_sC_{\text{bus}} + sC_{\text{bus}}R_{c,\text{bus}} + 1} \quad (4)$$

Setting the cut-off frequency of the independently operated source converter  $f_{c,s}$  as 5.5 kHz and the phase margin  $\text{PM}_s$  as  $45^\circ$ , the voltage regulator  $G_{c,s}(s)$  can be designed with a type-III network, expressed as

$$G_{c,s}(s) = \frac{19\,057(1 + \frac{s}{9690})(1 + \frac{s}{11\,000})}{s(1 + \frac{s}{333\,330})(1 + \frac{s}{426\,360})} \quad (5)$$

As discussed in Section II, the effect of the SRI is most obvious when the input current of the load converter is discontinuous. Therefore, a buck converter is adopted as the load converter with the parameters given in Table II in order to investigate the effect of the SRI on the stability of the cascaded system.

Fig. 5 shows the Bode plots of the source converter loop gain  $T_{v,s}(s)$  before and after considering the SRI. As seen, the cut-off frequency and phase margin are consistent with the design indicators without considering the SRI, and therefore, the source converter is stable when operated independently. However,  $f_{c,s}$  becomes 57 kHz and  $\text{PM}_s$  becomes  $-60^\circ$  when the

TABLE II  
PARAMETERS OF THE LOAD CONVERTER

Parameters	Symbols	Values	Parameters	Symbols	Values
Input voltage	$V_{\text{bus}}$	12 V	Output capacitance	$C_o$	120 $\mu\text{F}$
Output voltage	$V_o$	5 V	ESR	$R_{c,l}$	5 m $\Omega$
Output power	$P_{o,l}$	50 W	Amplitude of carrier	$V_{m,l}$	1.45 V
Switching frequency	$f_{s,l}$	100 kHz	Voltage feedback factor	$H_{v,l}$	0.12
Inductance	$L_l$	22 $\mu\text{H}$			




Fig. 5. Bode diagrams of the source converter loop gain with and without the switching ripple interaction.




Fig. 6. Key waveforms of the source converter with the switching ripple interaction when the controller is  $G_{c,s}(s)$ .

SRI is taken into account, indicating that the converter is no longer stable. The simulated waveforms of the source converter after considering the SRI are shown in Fig. 6. It can be observed that both the inductor current  $i_{L,s}$  and the output voltage  $v_{\text{bus}}$  oscillate. Compared with  $i_{L,s}$ , the oscillation amplitude of  $v_{\text{bus}}$

is weak. This is because the high-frequency oscillation in  $i_{Ls}$  is well attenuated when it flows through the large bus capacitor, leading to a low amplitude oscillation in  $v_{bus}$ . It should be noted that if the pulse load current in  $i_{o,s}$  is regarded as a noise, the low amplitude oscillation in  $v_{bus}$  might be similar even though the system is stable. The stability should be distinguished from the noise. In our understanding, only Period-1 operation represents the stability of the converter and is the desired operation when developing a power supply, while other operating regimes, such as Hopf bifurcation, border collision, period- $n$  operation ( $n = 2, 4, 8, \dots$ ) are all unstable even if the oscillation is very weak. Essentially speaking, the stability can ultimately be determined by the loop gain as long as it is accurate enough. From the Bode plot of the loop gain, the phase margin corresponding to any unstable operation is below zero (assume there is no right-half-plane pole in the loop gain). Considering the phase margin is  $-60^\circ$  here, the source converter with the SRI is indeed unstable although the amplitude of the oscillation is weak.

Based on the analysis mentioned above, it is interesting to see that even if the source converter is stable when assessed separately, it might, in fact, be unstable due to the SRI. This clearly implies possible errors in stability assessment of the cascaded system. The voltage regulator of the load converter  $G_{c,l}(s)$  is designed as

$$G_{c,l}(s) = \frac{24873 \left(1 + \frac{s}{10000}\right) \left(1 + \frac{s}{15000}\right)}{s \left(1 + \frac{s}{180000}\right) \left(1 + \frac{s}{200000}\right)}. \quad (6)$$

The expression of the loop gain of the load converter  $T_{v,l}(s)$  is obtained as

$$T_{v,l}(s) = \frac{H_{v,l} G_{vr,l}(s) G_{vd,l}(s)}{V_{m,l} - T_{s,l} V'_{mod,l} (D_{y,l} T_{s,l}) + \sum_{k=-\infty}^{+\infty} \substack{k \neq 0 \\ k \neq 0}}{H_{v,l} G_{vr,l}(s + jk\omega_{s,l}) G_{vd,l}(s + jk\omega_{s,l})}. \quad (7)$$

Fig. 7 shows the Bode diagrams of  $T_{v,l}(s)$ , showing that the cut-off frequency and the phase margin satisfy the design objectives. Fig. 8 shows the key waveforms of the load converter when operated separately, which is stable as designed.

Fig. 9 shows the simulated waveforms of the whole cascaded system, which are apparently unstable. This again shows that even though the source converter is found stable when operated independently, the effect of the SRI may render it unstable, leading to oscillation of the whole system. In other words, before applying the Middlebrook criterion to assess the stability of a cascaded system, we have to make sure that both the source converter and load converter are stable in the presence of the SRI.

### B. Discussion of Effects of Parameters on the SRI

According to the aforementioned analysis, the effect of the SRI is determined by  $V'_{mod,s}(D_{y,s} T_{s,s})$ , which is determined by  $\Delta i_{bus}$ . For a cascaded system where the input current of the load converter is continuous,  $\Delta i_{bus}$  is unaffected by the load condition, whereas in the case of the discontinuous input current,  $\Delta i_{bus}$  is closely related to the load condition, and the lighter the load, the smaller the  $\Delta i_{bus}$ , and thus, the stability of the system is improved. Fig. 10 shows the Bode diagrams of  $T_{v,s}(s)$  at




Fig. 7. Bode diagrams of the load converter loop gain.




Fig. 8. Key waveforms of the load converter with  $G_{c,l}(s)$ .




Fig. 9. Simulated waveforms of the cascaded system when the voltage regulators of the source and load converter are  $G_{c,s}(s)$  and  $G_{c,l}(s)$ , respectively.

20% load and full load conditions. As seen, the phase margin increases and the stability is improved as the load becomes lighter.

Besides, since the impedance of the bus capacitor in the frequency domain decreases monotonically, the higher the switching frequency, the smaller the switching ripple in the bus voltage. Consequently, the stability of the system is improved. Fig. 11




Fig. 10. Bode diagrams of the source converter loop gain with the SRI at different load conditions.




Fig. 12. Bode diagrams of  $Z_{oc,s}(s)$  and  $Z_{inc,1}(s)$  of the cascaded system.




Fig. 11. Bode diagrams of the source converter loop gain with the SRI at different switching frequencies.

shows the Bode plots of  $T_{v,s}(s)$  with the switching frequency being 100 and 150 kHz, from which, it can be seen that the phase margin increases and the stability is improved as the switching frequency increases.

### C. Comparison With the Middlebrook Criterion

The Middlebrook criterion is widely applied in stability judgment of cascaded systems. It has been shown that if both the source and the load converter are stable individually, the cascaded system is stable on the condition that the

ratio of the source converter's closed-loop output impedance  $Z_{oc,s}(s)$  and the load converter's closed-loop input impedance  $Z_{inc,1}(s)$ ,  $Z_{oc,s}(s)/Z_{inc,1}(s)$ , meets the Nyquist stability criterion. In the aforementioned cascaded system, the open-loop output impedance of the source converter is expressed as [31]

$$Z_{o,s}(s) = \frac{sL_s + s^2L_sC_sR_{c,s}}{L_sC_s s^2 + R_{c,s}C_s s + 1}. \quad (8)$$

The open-loop input impedance of the load converter is expressed as

$$Z_{in,1}(s) = \frac{R_{Ld} L_1 C_{o,1} s^2 + \left(R_{c,1} C_{o,1} + \frac{L_1}{R_{Ld}}\right) s + 1}{D_{y,1}^2 (1 + R_{Ld} C_{o,1} s)}. \quad (9)$$

The closed-loop output impedances of the source converter and input impedance of the load converter are, respectively, expressed as

$$Z_{oc,s}(s) = \frac{Z_{o,s}(s)}{1 + T_{v,s}(s)} \quad (10)$$

$$Z_{inc,1}(s) = \frac{1}{-\frac{D_{y,1}^2 T_{v,1}(s)}{R_{Ld} (1 + T_{v,1}(s))} + \frac{1}{Z_{in,1}(s)} \frac{1}{1 + T_{v,1}(s)}}. \quad (11)$$

Fig. 12 shows the Bode plots of  $Z_{oc,s}(s)$  and  $Z_{inc,1}(s)$ , where it is observed that  $Z_{oc,s}(s)$  does not intersect  $Z_{inc,1}(s)$  in the entire frequency range, meaning that the cascaded system should be stable according to the Middlebrook criterion. This is inconsistent with the simulated results. As a conclusion, to assess the stability of a cascaded system correctly, the effect of the SRI has to be considered before applying the Middlebrook criterion directly.




Fig. 13. Control scheme diagram and key waveforms of the modulation signal sample-and-hold method. (a) Control scheme diagram. (b) Key waveforms.

#### IV. ADAPTIVE MODULATION SIGNAL SAMPLE-AND-HOLD METHOD TO ELIMINATE THE SRI

The SRI is a kind of coupling effect between the source converter and the load converter, which greatly complicates the analysis and design of the source converter. It is, thus, necessary to decouple the source and load converters in order to eliminate the impact of the SRI. Lowering the cut-off frequency of the source converter is a simple and effective method to attenuate the switching ripple of the modulation signal. However, this method degrades the dynamic performance of the source converter and increases the output impedance of the source converter, resulting in significant loading effect in the cascaded system, which can lead to instability of the cascaded system. For this purpose, this paper presents an adaptive modulation signal sample-and-hold method for eliminating the SRI between the source converter and the load converter.

According to (3), if  $V'_{mod\_s}(D_{y_s}T_{s_s})$  stays zero, then the model of the PWM modulator will be independent of  $\Delta i_{bus}$ , and the influence of the SRI can be completely suppressed. This can be implemented by introducing a sample-and-hold circuit at the output of the voltage regulator. After sampled and held by the zero-order holder, the new modulation signal is flat and contains no switching ripple. The duty cycle is generated by the new modulation signal intersecting the carrier wave. This method is called the modulation signal sample-and-hold method. Fig. 13 shows the control scheme diagram and key waveforms of the modulation signal sample-and-hold method, where  $v_{sp}$  is the sampling pulse with the sampling time set at the beginning of




Fig. 14. Adaptive sampling pulse regulation strategy. (a) Control scheme diagram. (b) Key waveforms.

every switching period,  $v_{mod\_s\_SH}$  is the new modulation signal, that is flat as analyzed, and obviously  $V_{mod\_s\_SH}(D_{y_s}T_{s_s})$  is zero.

$v_{mod\_s}(t)$  is sampled at  $nT_{s_s}$  ( $n = 0, 1, 2, \dots$ ), and then remains unchanged until intersecting the carrier wave at  $nT_{s_s} + D_{y_s}T_{s_s}$ . Therefore, the modulation signal sample-and-hold method would introduce a delay of  $D_{y_s}T_{s_s}$  [32], which will reduce the phase margin of the source converter, jeopardizing its stability. To eliminate the delay, the sampling pulses should be set at  $nT_{s_s} + D_{y_s}T_{s_s}$ . For this reason, we propose an adaptive modulation signal sample-and-hold method, where the sampling pulse moves adaptively with the value of the duty cycle. The adaptive regulation circuit of the sampling pulse and the corresponding key waveforms are illustrated in Fig. 14. The operating principle is as follows. First, the duty-cycle signal  $v_{dy\_s}$  is filtered by a low-pass filter, generating an average value of the duty-cycle signal, i.e.,  $v_{dy\_s\_av} = D_{y_s}$ . Magnifying  $v_{dy\_s\_av}$  by the factor of  $KV_{m\_s}$ , we have  $v_{dy\_s\_avl} = KV_{m\_s}D_{y_s}$ , which is then compared with the carrier wave of the source converter to generate the sampling pulse  $v_{sp}$ . Considering the amplitude of the carrier wave is  $V_{m\_s}$ , the pulsewidth of  $v_{sp}$ , denoted as  $D_{sp}$ , equals to  $KD_{y_s}$ . When  $K = 1$ ,  $D_{sp}$  is exactly the same as  $D_{y_s}$ . In this case, since the sample-and-hold circuit keeps sampling when  $v_{sp}$  is at a high level, the final result held is the value of  $v_{mod\_s}$  at  $nT_{s_s} + D_{y_s}T_{s_s}$ , i.e., the sampling pulse is adaptively adjusted to the interaction instant. The real modulation signal after adaptive sampling and holding is named  $v_{mod\_s\_ASH}$ . In practice, to guarantee the slope of  $v_{mod\_s\_ASH}$  at  $nT_{s_s} + D_{y_s}T_{s_s}$  is zero, the sampling time should be set

slightly earlier to  $nT_{s,s} + D_{y,s}T_{s,s}$ , i.e.,  $K < 1$ , and  $D_{sp} < D_{y,s}$ , as shown in Fig. 14(b). In Fig. 14(b), it is found that  $v_{\text{mod},s,\text{ASH}}$  is exactly the same as  $v_{\text{mod},s}$  before  $nT_{s,s} + D_{sp}T_{s,s}$ , but becomes flat when approaching  $nT_{s,s} + D_{sp}T_{s,s}$ , and remains unchanged until the next switching period. Therefore, this method not only completely suppresses the SRI but also eliminates the  $D_{y,s}T_{s,s}$  delay. Besides, in order to guarantee that sampling and holding can be realized every switching period in all circumstances,  $V_{\text{dy},s,\text{avl},\text{min}}$  is introduced as the lower limit of  $v_{\text{dy},s,\text{avl}}$  to restrict the minimum pulsewidth of  $v_{sp}$ , as shown in Fig. 14(a).

In the adaptive sample-and-hold modulation method,  $v_{\text{dy},s}$  is filtered, magnified, and modulated to generate  $v_{sp}$ , and  $v_{sp}$  is the control signal of the sample-and-hold circuit to generate  $v_{\text{dy},s}$ . In this process, a new closed loop is introduced into the original source converter. The following is to derive the loop gain with the consideration of the new loop.

In every switching period, the modulation signal  $v_{\text{mod},s,\text{ASH}}$  intersects with the carrier signal  $v_{\text{saw},s}$  once. The intersection instant in the  $n$ th cycle is  $(n-1)T_s + d_{y,s}T_s$ . At the intersection instant,  $v_{\text{mod},s,\text{ASH}}$  is equal to  $v_{\text{saw},s}$ , i.e.,

$$\begin{aligned} v_{\text{mod},s,\text{ASH}}[(n-1)T_{s,s} + d_{y,s}T_{s,s}] \\ = v_{\text{saw},s}[(n-1)T_{s,s} + d_{y,s}T_{s,s}]. \end{aligned} \quad (12)$$

In Fig. 14(b),  $v_{\text{mod},s,\text{ASH}}$  at the intersection instant is the same as  $v_{\text{mod},s}$  at the sampling instant. Since the sampling instant is  $(n-1)T_{s,s} + d_{sp}T_{s,s}$ , we have

$$\begin{aligned} v_{\text{mod},s,\text{ASH}}[(n-1)T_{s,s} + d_{y,s}T_{s,s}] \\ = v_{\text{mod},s}[(n-1)T_{s,s} + d_{sp}T_{s,s}]. \end{aligned} \quad (13)$$

Substituting (13) into (12) leads to

$$\begin{aligned} v_{\text{mod},s}[(n-1)T_{s,s} + d_{sp}T_{s,s}] \\ = v_{\text{saw},s}[(n-1)T_{s,s} + d_{y,s}T_{s,s}]. \end{aligned} \quad (14)$$

Imposing the small-signal perturbation into the system, the variables in (14) are composed of a steady-state part and a small-signal signal, i.e.,

$$v_{\text{mod},s}(t) = v_{\text{mod},s}(t) + \hat{v}_{\text{mod},s}(t) \quad (15a)$$

$$d_{y,s} = D_{y,s} + \hat{d}_{y,s} \quad (15b)$$

$$d_{sp} = D_{sp} + \hat{d}_{sp}. \quad (15c)$$

Substitution of (15) into (14) leads to

$$\begin{aligned} v_{\text{mod},s}[(n-1)T_{s,s} + (D_{sp} + \hat{d}_{sp})T_{s,s}] \\ + \hat{v}_{\text{mod},s}[(n-1)T_{s,s} + (D_{sp} + \hat{d}_{sp})T_{s,s}] \\ = v_{\text{saw},s}[(n-1)T_{s,s} + (D_{y,s} + \hat{d}_{y,s})T_{s,s}]. \end{aligned} \quad (16)$$

By applying the Taylor series expansion to (16) and ignoring the high-order terms, (16) becomes

$$\begin{aligned} v_{\text{mod},s}[(n-1 + D_{sp})T_{s,s}] + V'_{\text{mod},s}(D_{sp}T_{s,s})\hat{d}_{sp}T_{s,s} \\ + \hat{v}_{\text{mod},s}[(n-1 + D_{sp})T_{s,s}] \\ = v_{\text{saw},s}[(n-1 + D_{y,s})T_{s,s}] + \frac{V_{m,s}}{T_{s,s}}\hat{d}_{y,s}T_{s,s} \end{aligned} \quad (17)$$

where  $V_{\text{mod},s}(D_{sp}T_{s,s})$  is the gradient of  $V_{\text{mod},s}(t)$  at  $(n-1 + D_{sp})T_{s,s}$ .

Eliminating the quiescent values on both sides of (17), the small-signal equation is obtained as

$$\begin{aligned} V'_{\text{mod},s}(D_{sp}T_{s,s})\hat{d}_{sp}T_{s,s} + \hat{v}_{\text{mod},s}[(n-1 + D_{sp})T_{s,s}] \\ = V_{m,s}\hat{d}_{y,s}. \end{aligned} \quad (18)$$

Considering  $d_{sp}$  is the periodical averaging of  $v_{sp}$ ,  $\hat{d}_{sp}$  can be replaced by  $\hat{v}_{sp}$ . Similarly,  $\hat{d}_{y,s}$  can be replaced by  $\hat{v}_{\text{dy},s}$ .

Based on (18), an approximate relationship in the  $s$ -domain among  $v_{sp}$ ,  $v_{\text{dy},s}$ , and  $v_{\text{mod},s}$  can be obtained as

$$V'_{\text{mod},s}(D_{sp}T_{s,s})T_{s,s}\hat{v}_{sp}(s) + \hat{v}_{\text{mod},s}(s) = V_{m,s}\hat{v}_{\text{dy},s}(s). \quad (19)$$

In addition, assuming  $\omega_p$  is the corner angular frequency of the first-order low-pass filter  $G_f(s)$ , we have

$$G_f(s) = \frac{\omega_p}{s + \omega_p}. \quad (20)$$

Since  $v_{\text{dy},s}$  is filtered by  $G_f(s)$  and magnified by  $KV_{m,s}$ , and is then compared with the carrier wave to obtain  $v_{sp}$ , another small-signal relationship between  $v_{\text{dy},s}$  and  $v_{sp}$  in the  $s$ -domain is

$$\hat{v}_{sp}(s) = \hat{v}_{\text{dy},s}(s)K\frac{\omega_p}{s + \omega_p}. \quad (21)$$

Substitution of (21) into (19), the transfer function from  $v_{\text{mod},s}$  to  $v_{\text{dy},s}$  with the consideration of the new loop is finally derived as

$$\frac{\hat{v}_{\text{dy},s}(s)}{\hat{v}_{\text{mod},s}(s)} = \frac{1}{V_{m,s} - V'_{\text{mod},s}(D_{sp}T_{s,s})T_{s,s}K\frac{\omega_p}{s + \omega_p}}. \quad (22)$$

Based on (22) and the extended-frequency-range small-signal model in [30], the closed-loop transfer function  $G_{\text{PWM},s}(s)$  of the PWM modulator in (2) becomes

$$\begin{aligned} G_{\text{PWM},s}(s) = \frac{V_{m,s}}{V_{m,s} - V'_{\text{mod},s}(D_{sp}T_{s,s})T_{s,s}K\frac{\omega_p}{s + \omega_p}} \\ \frac{1}{V_{m,s} + \sum_{\substack{k=-\infty \\ k \neq 0}}^{+\infty} H_{v,s}G_{c,s}(s + jk\omega_{s,s})G_{\text{vd},s}(s + jk\omega_{s,s})}. \end{aligned} \quad (23)$$

Then, the loop gain of the source converter is obtained as

$$\begin{aligned} T_{v,s,\text{ASH}}(s) = \frac{V_{m,s}}{V_{m,s} - V'_{\text{mod},s}(D_{sp}T_{s,s})T_{s,s}K\frac{\omega_p}{s + \omega_p}} \\ \frac{H_{v,s}G_{c,s}(s)G_{\text{vd},s}(s)}{V_{m,s} + \sum_{\substack{k=-\infty \\ k \neq 0}}^{+\infty} H_{v,s}G_{c,s}(s + jk\omega_{s,s})G_{\text{vd},s}(s + jk\omega_{s,s})}. \end{aligned} \quad (24)$$

As seen from (24), the corner frequency of the filter has an effect on the loop gain of the source converter. However, since  $\omega_p$  is set far below  $\omega_{s,s}$ , this effect is limited only to low frequencies. At frequencies much higher than  $\omega_p$ , this effect is little. Thus, the loop gain at high frequencies could be approximated to

$$\begin{aligned} T_{v,s,\text{ASH}}(s) \approx \\ \frac{H_{v,s}G_{c,s}(s)G_{\text{vd},s}(s)}{V_{m,s} + \sum_{\substack{k=-\infty \\ k \neq 0}}^{+\infty} H_{v,s}G_{c,s}(s + jk\omega_{s,s})G_{\text{vd},s}(s + jk\omega_{s,s})}. \end{aligned} \quad (25)$$

As seen from (25), the switching ripple of the modulation signal would not affect the loop anymore.




Fig. 15. Calculated and measured Bode diagrams of the source converter loop gain with the adaptive modulation signal sample-and-hold method.

Fig. 15 shows the calculated and measured Bode diagrams of  $T_{V_{s\_ASH}}(s)$  when the corner frequency of  $G_f(s)$ ,  $f_p$ , is 100 and 500 Hz ( $K = 0.7$  for both cases), respectively. Here, the measured results are obtained by Simplis software. As seen, the calculated loop gains in both cases coincide very well with the measurements, confirming the correctness of the model.

Obviously, it can be found in Fig. 15 that the loop gain is affected by the new loop introduced by the proposed method at low frequencies. At high frequencies, nevertheless, the loop gains in both cases are almost identical, leading to the same cut-off frequencies or phase margins. The phase margins are  $45^\circ$  in both cases, revealing the stability of the source converter and the cascaded system, which verifies the validity of the proposed method.

Figs. 16 and 17 show the transient simulation waveforms of the cascaded system controlled by the adaptive modulation signal sample-and-hold method in response to load step and input voltage step. In the transient process, the duty cycle varies from cycle to cycle and may reach zero. Therefore, the pulsewidth of the sampling pulse might be larger than the duty cycle in some switching periods. In this case, the modulation signal is not sampled and held before intersecting the carrier wave, and the control scheme becomes ineffective. After a short transient, the system reaches a new steady state, and the modulation signal is again sampled and held before intersecting the carrier wave adaptive to guarantee the stability of the system.

It should be noted that the proposed control method is implemented in the analog form. Since digital control ICs are inexpensive, highly versatile, and contain built-in zero-order holders, the SRI can be easily eliminated with digital control.




Fig. 16. Simulated transient waveforms of the cascaded system when the input voltage steps between 36 and 60 V. (a) Main circuit waveform. (b) Control circuit waveform of the source converter.

However, digital control will introduce an additional computational delay, which is equal to the switching period  $T_{s,s}$ . Thus, the total delay time reaches  $(1 + D_{y,s})T_{s,s}$ . This leads to a significant phase lag of the source converter, which narrows the bandwidth significantly. In contrast, analog control is free from the computational delay, and the  $D_{y,s}T_{s,s}$  delay is also eliminated by the proposed control scheme, guaranteeing sufficient bandwidth of the closed-loop system.

## V. EXPERIMENTAL VERIFICATION

To verify the effectiveness of the theoretical analysis, experimental measurements are taken from a cascaded system comprising two buck converters. Their circuit parameters are given in Tables I and II.

Fig. 18(a) and (b) shows the experimental waveforms of the separately (independently) operated source converter and load converter with voltage regulator transfer functions  $G_{c,s}(s)$  and  $G_{c,l}(s)$ , respectively, revealing that both the source converter and load converter are stable on their own.

Fig. 19 shows the experimental waveforms of the cascaded system at different load conditions. As seen, the system is stable at 20% load but oscillates at full load. Fig. 20 shows that the





Fig. 17. Simulated transient waveforms of the cascaded system when the load steps between full load and 20% load. (a) Main circuit waveform. (b) Control circuit waveform of the source converter.





Fig. 19. Experimental waveforms of the cascaded system at (a) 20% load and (b) full load.





Fig. 18. Experimental waveforms of the source converter and load converter when operating independently. (a) Source converter. (b) Load converter.




Fig. 20. Experimental waveforms of the cascaded system when the switching frequency is 150 kHz.




Fig. 21. Pulsewidth modulation process of the source converter with the adaptive modulation sample-and-hold method.




Fig. 22. Experimental waveforms of the cascaded system with the adaptive modulation signal sample-and-hold method.




Fig. 23. Experimental waveforms of the cascaded system with the adaptive modulation signal sample-and-hold method. (a) Input voltage step between 36 and 60 V. (b) Load step between 20% load and full load.




Fig. 24. Output circuit of the source converter after considering the switching ripple interaction.

system remains stable when the switching frequency changes from 100 to 150 kHz. All the results agree well with the analysis.

Fig. 21 shows the regulation process of the duty cycle of the source converter with the adaptive modulation signal sample-and-hold method. As seen, the sampling pulse is slightly narrower than that of the duty cycle, and at the falling edge of

$v_{sp}, v_{mod,s}$  is sampled and held, leading to  $v_{mod,s\_ASH}$ , the slope of which is kept at zero after sampling and holding.

The duty-cycle driving signal is produced when  $v_{mod,s\_ASH}$  intersects the carrier wave. Fig. 22 shows the experimental waveforms of the cascaded system after using the adaptive modulation signal sample-and-hold method. It can be seen that the cascaded system remains stable, verifying the effectiveness of the proposed method.

Fig. 23(a) and (b) shows the transient waveforms with the proposed control scheme. In Fig. 23(a), the input voltage step changes between 36 and 60 V. In Fig. 23(b), the load step changes between full load and 20% load. It shows that the cascaded system stays stable in the transient, confirming the validity of the control scheme.

## VI. CONCLUSION

This paper analyzes the SRI between the source converter and the load converter at the intermediate bus port in a cascaded system of converters and points out that the SRI will change the stability of the source converter. Therefore, even if the source converter is well designed on its own, it might be unstable due to the SRI, leading to instability of the cascaded system. The SRI is a coupling phenomenon, which increases the complexity of the stability assessment of the cascaded system. So, this paper proposes the adaptive modulation signal sample-and-hold method for eliminating the SRI. With this method, the stability of the cascaded system is improved, and the judgment of stability is much simpler. Finally, a prototype of a 48 V–12 V–5 V cascaded system comprising two buck converters is fabricated and tested in the laboratory, verifying the theoretical analysis and the validity of the proposed SRI suppression method.

## APPENDIX

In this Appendix, the relationship between  $V_{mod,s} (D_{y,s} T_{s,s})$  and  $\Delta i_{bus}(t)$  is derived. According to Fig. 2(a), the output circuit of any dc–dc converter is illustrated in Fig. 24, where  $i_x(t)$  is the current flowing into the bus,  $\Delta i_x(t)$  is the ac component of  $i_x(t)$ ,  $i_{C\_bus}(t)$  is the capacitor current, and  $v_{bus}(t)$  is the bus voltage.

For the convenience of illustration, the switching frequencies of the source converter and load converter are assumed to be the same. Hence,  $\Delta i_x(t), \Delta i_{bus}(t)$  are the periodical signals with  $T_{s,s}$  being the switching period, which can be expressed as the Fourier series

$$\Delta i_x(t) = \sum_{\substack{k=-\infty \\ k \neq 0}}^{\infty} \Delta I_{x,k} e^{jk\omega_{s,s}t} \quad (\text{A1a})$$

$$\Delta i_{bus}(t) = \sum_{\substack{k=-\infty \\ k \neq 0}}^{\infty} \Delta I_{bus,k} e^{jk\omega_{s,s}t} \quad (\text{A1b})$$

where  $\omega_{s,s} = 2\pi/T_{s,s}$ , and  $\Delta I_{x,k}$  and  $\Delta I_{bus,k}$  are the Fourier coefficients of the  $k$ th-order harmonics of  $\Delta i_x(t)$  and  $\Delta i_{bus}(t)$ ,

respectively, expressed as

$$\Delta I_{x,k} = \frac{1}{T_{s,s}} \int_0^{T_{s,s}} \Delta i_x(t) e^{-jk\omega_{s,s}t} dt \quad (A2a)$$

$$\Delta I_{bus,k} = \frac{1}{T_{s,s}} \int_0^{T_{s,s}} \Delta i_{bus}(t) e^{-jk\omega_{s,s}t} dt. \quad (A2b)$$

Therefore, the capacitor current  $i_{Cbus}(t)$  is

$$\begin{aligned} i_{Cbus}(t) &= \Delta i_x(t) - \Delta i_{bus}(t) \\ &= \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} \Delta I_{x,k} e^{jk\omega_{s,s}t} - \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} \Delta I_{bus,k} e^{jk\omega_{s,s}t} \\ &= \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} (\Delta I_{x,k} - \Delta I_{bus,k}) e^{jk\omega_{s,s}t}. \end{aligned} \quad (A3)$$

According to (A3) and Fig. 24, the ac component of the bus voltage  $\Delta v_{bus}(t)$  is obtained as

$$\begin{aligned} \Delta v_{bus}(t) &= \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} \left( \frac{1}{jk\omega_{s,s}C_{bus}} + R_{c,bus} \right) (\Delta I_{x,k} - \Delta I_{bus,k}) e^{jk\omega_{s,s}t}. \end{aligned} \quad (A4)$$

According to Fig. 4, after  $\Delta v_{bus}(t)$  being fed back and compensated, the ac component of the modulation signal  $\Delta v_{mod,s}$  is derived as

$$\begin{aligned} \Delta v_{mod,s}(t) &= - \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} \left[ \left( \frac{1}{jk\omega_{s,s}C_{bus}} + R_{c,bus} \right) \cdot \right. \\ &\quad \left. (\Delta I_{x,k} - \Delta I_{bus,k}) H_{v,s} G_{c,s}(jk\omega_{s,s}) e^{jk\omega_{s,s}t} \right]. \end{aligned} \quad (A5)$$

Upon differentiating the modulation signal, we have

$$\begin{aligned} \Delta v'_{mod,s}(t) &= - \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} \left[ \left( \frac{1}{C_{bus}} + jk\omega_{s,s}R_{c,bus} \right) \cdot \right. \\ &\quad \left. (\Delta I_{x,k} - \Delta I_{bus,k}) H_{v,s} G_{c,s}(jk\omega_{s,s}) e^{jk\omega_{s,s}t} \right]. \end{aligned} \quad (A6)$$

Letting  $t = D_{y,s}T_{s,s}$ , the slope of  $\Delta v_{mod,s}$  at  $D_{y,s}T_{s,s}$  is

$$\begin{aligned} V'_{mod,s}(D_{y,s}T_{s,s}) &= \Delta v'_{mod,s}(D_{y,s}T_{s,s}) \\ &= - \sum_{\substack{k=-\infty, \\ k \neq 0}}^{\infty} \left[ \left( \frac{1}{C_{bus}} + jk\omega_{s,s}R_{c,bus} \right) \cdot \right. \\ &\quad \left. (\Delta I_{x,k} - \Delta I_{bus,k}) H_{v,s} G_{c,s}(jk\omega_{s,s}) e^{j2k\pi D_{y,s}} \right]. \end{aligned} \quad (A7)$$

## REFERENCES

- [1] C. Xu and K. Cheng, "A survey of distributed power system—AC versus dc distributed power system," in *Proc. 4th Int. Conf. Power Electron. Syst. Appl.*, 2011, pp. 1–12.
- [2] S. Luo, "A review of distributed power systems. Part I: DC distributed power system," *IEEE Aerosp. Electron. Syst. Mag.*, vol. 20, no. 8, pp. 5–16, Aug. 2005.
- [3] D. Boroyevich, I. Cvetkovic, D. Dong, R. Burgos, F. Wang, and F. C. Lee, "Future electronic power distribution systems: A contemplative view," in *Proc. 12th Int. Conf. Optim. Electr. Electron. Equip.*, 2010, pp. 1369–1380.
- [4] B. Karanayil, M. Ciobotaru, and V. G. Agelidis, "Power flow management of isolated multiport converter for more electric aircraft," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5850–5861, Jul. 2017.
- [5] K. Jo, J. Kim, D. Kim, C. Jang, and M. Sunwoo, "Development of autonomous car—Part II: A case study on the implementation of an autonomous driving system based on distributed architecture," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 5119–5132, Aug. 2015.
- [6] X. Zhang, Q. Zhong, and W. Ming, "Fast scale instability problem of cascaded buck conversion system and its phase-shifted-carrier solution," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 2684–2689.
- [7] R. D. Middlebrook, "Input filter considerations in design and application of switching regulators," in *Proc. IEEE Ind. Appl. Conf.*, 1979, pp. 366–382.
- [8] M. Wu and D. D. C. Lu, "A novel stabilization method of LC input filter with constant power loads without load performance compromise in dc microgrids," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4552–4562, Jul. 2015.
- [9] X. Zhang, Q. Zhong, and W. Ming, "A virtual RLC damper to stabilize dc/dc converters having an LC input filter while improving the filter performance," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8017–8023, Dec. 2016.
- [10] M. Wu, D. D.-C. Lu, and C. K. Tse, "Direct and optimal linear active methods for stabilization of LC input filters and dc/dc converters under voltage mode control," *IEEE J. Emerging Sel. Top. Circuits Syst.*, vol. 5, no. 3, pp. 402–412, Sep. 2015.
- [11] C. M. Wildrick, F. C. Lee, B. H. Cho, and B. Choi, "A method of defining the load impedance specification for a stable distributed power system," *IEEE Trans. Power Electron.*, vol. 10, no. 3, pp. 280–285, May 1995.
- [12] M. Belkhaty, *Stability Criteria for AC Power Systems With Regulated Loads*, Ph.D. dissertation, Purdue Univ., West Lafayette, IN, USA, 1997.
- [13] S. Vesti, T. Suntio, J. A. Oliver, R. Prieto, and J. A. Cobos, "Impedance-based stability and transient-performance assessment applying maximum peak criteria," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2099–2104, May 2013.
- [14] J. Sun, "Impedance-based stability criterion for grid-connected inverters," *IEEE Trans. Power Electron. Lett.*, vol. 26, no. 11, pp. 3075–3078, Nov. 2011.
- [15] J. Leppaaho, J. Huusari, L. Nousiainen, J. Puukko, and T. Suntio, "Dynamic properties and stability assessment of current-fed converters in photovoltaic applications," *IEEE Trans. Ind. Appl.*, vol. 131, no. 8, pp. 976–984, Aug. 2011.
- [16] X. Zhang, X. Ruan, and C. K. Tse, "Impedance-based local stability criterion for dc distributed power systems," *IEEE Trans. Power Electron.*, vol. 62, no. 3, pp. 916–925, Mar. 2015.
- [17] J. M. Zhang, X. G. Xie, D. Z. Jia, and Z. Qian, "Stability problems and input impedance improvement for cascaded power electronic systems," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2004, pp. 1018–1024.
- [18] A. M. Rahimi and A. Emadi, "Active damping in dc/dc power electronic converters: A novel method to overcome the problems of constant power loads," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1428–1439, May 2009.
- [19] X. Lu, K. Sun, J. M. Guerrero, J. C. Vasquez, L. Huang, and J. Wang, "Stability enhancement based on virtual impedance for dc microgrids with constant power loads," *IEEE Trans. Smart Grid*, vol. 6, no. 6, pp. 2770–2783, Nov. 2015.
- [20] L. Cao, K. H. Loo, and Y. M. Lai, "Systematic derivation of a family of output-impedance shaping methods for power converters—A case study using fuel cell-battery-powered single-phase inverter system," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5854–5869, Oct. 2015.
- [21] X. Zhang, Q.-C. Zhong, and W. Ming, "Stabilization of cascaded dc/dc converters via adaptive series-virtual-impedance control of the load converter," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6057–6063, Sep. 2016.
- [22] X. Zhang, Q. Zhong, and W. Ming, "Stabilization of a cascaded dc converter system via adding a virtual adaptive parallel impedance to the input of the load converter," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1826–1832, Mar. 2016.
- [23] J. Sun, Y. Qiu, M. Xu, and F. C. Lee, "High-frequency dynamic current sharing analyses for multiphase buck VRs," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2424–2431, Nov. 2007.
- [24] K. Lee and H. Zou, "Comparison between ramp pulse modulation (RPM) and constant frequency modulation for the beat frequency oscillation in voltage regulators," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2010, pp. 3101–3106.

- [25] X. Yue, F. Zhuo, S. Yang, Y. Pei, and H. Yi, "A matrix-based multifrequency output impedance model for beat frequency oscillation analysis in distributed power systems," *IEEE J. Emerging Sel. Top. Circuits Syst.*, vol. 4, no. 1, pp. 80–92, Mar. 2016.
- [26] V. Vorperian, "Simplified analysis of PWM converter using model of PWM switch, Part I: Continuous conduction mode," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-26, no. 3, pp. 490–496, May 1990.
- [27] R. D. Middlebrook, "Predicting modulator phase lag in PWM converter feedback loops," in *Proc. IEEE Adv. Switched-Mode Power Convers.*, 1981, pp. 245–250.
- [28] S. R. Bowes and B. M. Bird, "Novel approach to the analysis and synthesis of modulation processes in power converters," *Proc. IEE*, vol. AES-26, no. 5, pp. 507–513, 1975.
- [29] R. D. Middlebrook and S. Cuk, "A general unified approach to modeling switching converter power stages," in *Proc. IEEE Power Electron. Spec. Conf.*, 1976, pp. 18–34.
- [30] X. Li, X. Ruan, M. Sha, and C. K. Tse, "Small-signal models with extended frequency range for dc-dc converters with large modulation ripple amplitude," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 8151–8163, Sep. 2018.
- [31] X. Zhang, X. Ruan, H. Kim, and C. K. Tse, "Adaptive active capacitor converter for improving stability of cascaded dc power supply system," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1807–1816, Apr. 2013.
- [32] D. M. Van de Sype, K. D. Gusseme, A. P. M. Van den Bossche, and J. A. Melkebeek, "Small-signal Laplace-domain analysis of uniformly sampled pulse-width modulators," in *Proc. IEEE Power Electron. Spec. Conf.*, 2004, vol. 6, pp. 4292–4298.



**Xin Li** received the B.S. degree in electrical engineering and automation, in 2012, from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, where he is currently working toward the Ph.D. degree in electrical engineering.

His current research interests include modeling and control of dc-dc converters and cascaded power systems.



**Xinbo Ruan** (M'97–SM'02–F'16) received the B.S. and Ph.D. degrees in electrical engineering from the Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1991 and 1996, respectively.

In 1996, he joined the Faculty of Electrical Engineering Teaching and Research Division, NUAA, where he became a Professor in the College of Automation Engineering in 2002 and has been engaged in teaching and research in the field of power electronics. From August to October 2007, he was a Research


Fellow with the Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong, China. Since March 2008, he has been also with the School of Electrical and Electronic Engineering, Huazhong University of Science and Technology, Wuhan, China. He is a Guest Professor with Beijing Jiaotong University, Beijing, China, Hefei University of Technology, Hefei, China, and Wuhan University, Wuhan, China. He is the author or co-author of 9 books and more than 300 technical papers published in journals and conferences. His main research interests include soft-switching dc-dc converters, soft-switching inverters, power factor correction converters, modeling the converters, power electronics system integration, and renewable energy generation systems.

Dr. Ruan was a recipient of the Delta Scholarship by the Delta Environment and Education Fund in 2003 and the Special Appointed Professor of the Chang Jiang Scholars Program by the Ministry of Education, China, in 2007. From 2005 to 2013, and since 2017 again, he served as a Vice President of the China Power Supply Society, and since 2008, he has been a Member of the Technical Committee on Renewable Energy Systems within the IEEE Industrial Electronics Society. Currently, he serves as an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS ON POWER ELECTRONICS, and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II.



**Xiaoling Xiong** received the B.Eng., M.Eng., and Ph.D. degrees from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2007, 2010, and 2015, respectively.

She has spent a short time with Lighting Department in GE (China) Research & Development Center Co., Ltd., as an Intern in 2010, and worked as a Research Assistant with the Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong, China, from February 2011 to July 2012. She is currently a Lecturer with North China Electric Power University, Beijing, China. Her main research interests include HVDC systems, modeling, analysis, and design of power electronic systems, and study of the complex behavior in power electronic circuits.



**Qian Jin** (S'14) received the B.S. and Ph.D. degrees in electrical engineering and automation from the Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2011 and 2017, respectively.

She is currently a Research Engineer with Suzhou Inovance Technology Co., Ltd., Suzhou, China. Her current research interests include envelope tracking power supplies and dc-dc converters.



**Chi K. Tse** (M'90–SM'97–F'06) received the B.Eng. degree (with first class Hons.) in electrical engineering and the Ph.D. degree from the University of Melbourne, Melbourne, Vic., Australia, in 1987 and 1991, respectively.

He is currently a Chair Professor with the Hong Kong Polytechnic University, Hong Kong, China, where he served as the Head of the Department of Electronic and Information Engineering from 2005 to 2012.

Dr. Tse was a recipient of a number of research and industry awards, including Prize Paper Awards by the IEEE TRANSACTIONS ON POWER ELECTRONICS in 2001 and 2015, the *RISP Journal of Signal Processing* Best Paper Award in 2014, the Best Paper Award by the *International Journal of Circuit Theory and Applications* in 2003, two Gold Medals at the International Inventions Exhibition in Geneva in 2009 and 2013, a Silver Medal at the International Invention Innovation Competition in Canada in 2016, and a number of recognitions by the academic and research communities, including honorary professorship by several Chinese and Australian universities, Chang Jiang Scholar Chair Professorship, IEEE Distinguished Lectureship, Distinguished Research Fellowship by the University of Calgary, Gledden Fellowship and International Distinguished Professorship-at-Large by the University of Western Australia. While with the Hong Kong Polytechnic University, he received the President's Award for Outstanding Research Performance twice, Faculty Research Grant Achievement Award twice, Faculty Best Researcher Award, and several teaching awards. He serves and has served as the Editor-in-Chief for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II (2016–2019), *IEEE Circuits and Systems Magazine* (2012–2015), *IEEE Circuits and Systems Society Newsletter* (since 2007), an Associate Editor for three IEEE Journal/Transactions, an Editor for the *International Journal of Circuit Theory and Applications*, and is on the editorial boards of a few other journals. He also serves as a member of several government committees and panels.