



Interleaved High Step-Up Converter With Coupled Inductors

Yifei Zheng , *Student Member, IEEE*, Wenhao Xie , *Student Member, IEEE*, and Keyue Ma Smedley, *Fellow, IEEE*

Abstract—This paper proposes a new interleaved high step-up converter with coupled inductors. Interleaving configuration is employed at the input side to reduce the input current ripple and increase the power level. The series structure at the output side helps achieve a very high step-up voltage gain. Also, the proposed converter has very low switch voltage stress; thus, switching loss can be reduced and low-voltage-rating MOSFETs with small on-resistance are allowed to lower the conduction loss. Due to the passive clamp performance, the leakage energy of the coupled inductors can be recycled and large voltage spikes across the switches are alleviated. Furthermore, with the aid of the leakage inductances, zero-current switching of the active switches can be achieved and the reverse recovery problem of the diodes is alleviated. The operating principles, performance analysis, and design considerations of the proposed converter are discussed. A prototype with 20-V input and 400-V output is built, and experimental results are provided to verify the theoretical analysis.

Index Terms—Boost converter, coupled inductor, high step-up converter, high voltage gain, interleaved.

I. INTRODUCTION

IN RECENT years, high step-up dc/dc conversion has attracted substantial attention in many application areas, such as renewable energy systems, fuel cell systems, and uninterrupted power supplies [1], [2]. The conventional boost converter has limitations in high step-up applications because extreme duty cycle has to be used, which results in high voltage stress, high current ripple, and high switching and conduction losses [2]. This scenario has motivated extensive research activities and many high step-up converters have been reported in the literature.

In order to achieve large voltage gain, many high step-up converters with various boosting techniques have been proposed. In [3]–[12], switched-capacitor, switched-inductor or voltage-multiplier cells were utilized to extend the voltage gain. These converters can achieve high step-up conversion by adding a

Manuscript received May 29, 2018; revised August 13, 2018; accepted September 27, 2018. Date of publication October 3, 2018; date of current version May 2, 2019. This work was supported by the Research Scholarship of One-Cycle Control, Inc. Recommended for publication by Associate Editor G. Moschopoulos. (*Corresponding author: Yifei Zheng.*)

Y. Zheng and K. M. Smedley are with the Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, CA 92697 USA (e-mail:




Fig. 1. Derivation of the proposed topology. (a) Conventional coupled-inductor boost converter [13]. (b) Coupled-inductor boost converter with passive regenerative snubber [15]. (c) Proposed interleaved high-step-up converter with coupled inductors.

two single-phase coupled-inductor converters. Fig. 1(a) shows the conventional coupled-inductor boost converter. Fig. 1(b) shows the coupled-inductor boost converter with a passive regenerative snubber. By paralleling the primary sides of the two converters and integrating the secondary sides, the proposed converter is derived as in Fig. 1(c). Due to the interleaved operation in the primary sides, the input current ripple is significantly reduced and the power level is increased. Due to the series structure in the secondary sides, a very high step-up voltage gain is achieved without extreme duty cycle or high turns ratio. Also, the proposed converter has very low switch voltage stress; hence, switching loss can be reduced and low-voltage-rating MOSFETs with small on resistance are allowed to lower the conduction loss. Moreover, the leakage energy can be recycled, which alleviates the large voltage spikes across the switches and improves the efficiency. Furthermore, with the aid of the leakage inductances, ZCS turn-ON of the switches is achieved and the reverse recovery problem of the diodes can be alleviated.

The rest of this paper is organized as follows. The operation principles of the proposed converter are described in Section II. Performance analysis is made in Section III. Design considerations are presented in Section IV. Experimental results are provided in Section V. Conclusions are given in Section VI.

II. OPERATION PRINCIPLES

The proposed converter is composed of two coupled inductors, two switches S_1 – S_2 , four diodes D_1 – D_4 , three energy transfer capacitor C_1 – C_3 , and one output capacitor C_o . Fig. 2




Fig. 2. Equivalent circuit of the proposed converter.

shows the equivalent circuit. Both coupled inductors are modeled as an ideal transformer with magnetizing inductance (L_{m1} , L_{m2}) and leakage inductance (L_{k1} , L_{k2}). The coupling references of the coupled inductors are denoted by “o” and “*”. The two switches of the proposed converter are driven in an interleaved manner. The duty cycle D during steady state is larger than 0.5. In order to simplify analysis, the following assumptions are made.

- 1) All semiconductor devices are considered ideal.
- 2) All the capacitors are large enough so that the voltages across them are constant without voltage ripples.
- 3) The parameters of the two coupled inductors are assumed to be the same, i.e., $n = N_{s1}/N_{p1} = N_{s2}/N_{p2}$, $L_{m1} = L_{m2} = L_m$, and $L_{k1} = L_{k2} = L_k$.
- 4) The converter is operating in continuous conduction mode (CCM).

Fig. 3 shows the key waveforms of the proposed converter. Eight modes are observed during one switching period. The corresponding circuits for each mode are shown in Fig. 4.

Mode 1 [$t_0 - t_1$]: as shown in Fig. 4(a), S_1 and S_2 are ON, and all of the diodes are reverse-biased. The magnetizing inductors and leakage inductors are charged by the input source. Capacitors C_1 – C_3 are floating. The output capacitor supplies the load current. As the leakage inductance is negligible compared to the magnetizing inductance, the following equations are obtained:

$$V_{in} = v_{m1} \quad (1)$$

$$V_{in} = v_{m2}. \quad (2)$$

Mode 2 [$t_1 - t_2$]: at t_1 , S_1 is turned OFF, which makes diodes D_1 and D_3 turned ON, as shown in Fig. 4(b). L_{m2} and L_{k2} are being charged while L_{m1} and L_{k1} are releasing energy. The current through the secondary windings of the coupled inductors is increasing linearly. It discharges C_2 and charges C_3 . The current through D_1 is decreasing linearly, which charges C_1 . The equations in this mode can be obtained as follows:

$$V_{in} = v_{m1} + n(v_{m1} - v_{m2}) - V_{C2} + V_{C3} \quad (3)$$

$$V_{in} = v_{m2} \quad (4)$$

$$V_{C1} = n(v_{m1} - v_{m2}) - V_{C2} + V_{C3} \quad (5)$$




Fig. 3. Key waveforms of the proposed converter.

$$i_{sec}(t) = i_{D3}(t) = \frac{(n+1)V_{C1} + V_{C2} - V_{C3}}{n^2(L_{k1} + L_{k2})} (t - t_1) \quad (6)$$

$$i_{k1}(t) = i_{m1}(t) - ni_{sec}(t) \quad (7)$$

$$i_{k2}(t) = i_{m2}(t) + ni_{sec}(t) \quad (8)$$

$$i_{D1}(t) = i_{k1}(t) - i_{sec}(t) = i_{m1}(t) - (n+1)i_{sec}(t). \quad (9)$$

Solving (3) and (4), v_{m1} can be expressed as

$$v_{m1} = V_{in} + \frac{V_{C2} - V_{C3}}{n+1}. \quad (10)$$

Mode 3 [$t_2 - t_3$]: at t_2 , the current through D_1 becomes zero and turns OFF naturally. Thus, there is no reverse recovery problem for D_1 . As shown in Fig. 4(c), the current of L_{k1} becomes equal to the current through the secondary windings of the coupled inductors. C_2 is discharged and C_3 is charged. C_1 becomes floating. Equations (3), (4), (7), (8), and (10) still hold, and the following equation is obtained:

$$i_{k1}(t) = i_{m1}(t) - ni_{sec}(t) = i_{sec}(t). \quad (11)$$

Then

$$i_{sec}(t) = i_{D3}(t) = i_{k1}(t) = \frac{1}{n+1} i_{m1}(t). \quad (12)$$

Mode 4 [$t_3 - t_4$]: at t_3 , S_1 is turned ON. Due to the presence of the leakage inductances, ZCS of S_1 can be achieved. The current of D_3 starts decreasing, and the falling rate is determined by the leakage inductances, which alleviates the reverse recovery problem of D_3 . The falling rate of D_3 can be expressed by

$$\frac{di_{D3}(t)}{dt} = -\frac{V_{C3} - V_{C2}}{n^2(L_{k1} + L_{k2})}. \quad (13)$$

Mode 5 [$t_4 - t_5$]: at t_4 , the current of D_3 decreases to zero, and D_3 is turned OFF. This mode repeats Mode 1.

Mode 6 [$t_5 - t_6$]: at t_5 , S_2 is turned OFF, which makes diodes D_2 and D_4 turned ON, as shown in Fig. 4(f). L_{m1} and L_{k1} are being charged while L_{m2} and L_{k2} are releasing energy. The current through the secondary windings of the coupled inductors is increasing linearly in the opposite direction. It discharges C_1 and charges C_2 . The current through D_4 is decreasing linearly. C_3 serves as a voltage source to extend the voltage gain. The equations in this mode can be obtained as follows:

$$V_{in} = v_{m1} \quad (14)$$

$$V_{in} = v_{m2} - V_{C1} + V_{C2} + n(v_{m2} - v_{m1}) \quad (15)$$

$$V_{in} = v_{m2} - V_{C3} + V_O \quad (16)$$

$$\begin{aligned} i_{sec}(t) &= -i_{D2}(t) \\ &= \frac{-(n+1)(V_O - V_{C3}) + V_{C2} - V_{C1}}{n^2(L_{k1} + L_{k2})} (t - t_5) \end{aligned} \quad (17)$$

$$i_{k1}(t) = i_{m1}(t) - ni_{sec}(t) \quad (18)$$

$$i_{k2}(t) = i_{m2}(t) + ni_{sec}(t) \quad (19)$$

$$i_{D4}(t) = i_{k2}(t) + i_{sec}(t) = i_{m2}(t) + (n+1)i_{sec}(t). \quad (20)$$

Solving (14) and (15), v_{m2} can be expressed as

$$v_{m2} = V_{in} + \frac{V_{C1} - V_{C2}}{n+1}. \quad (21)$$

Mode 7 [$t_6 - t_7$]: at t_6 , the current through D_4 becomes zero and turns OFF naturally. Thus, there is no reverse recovery problem for D_4 . The current of L_{k2} becomes equal to the current through the secondary windings of the coupled inductors, as




Fig. 5. Voltage gain versus duty cycle under different turns ratios.




Fig. 6. Comparison of the voltage gain when $n = 1$.

Solving (25)–(27), the capacitor voltages are derived as

$$V_{C1} = \frac{V_{in}}{1-D} \quad (28)$$

$$V_{C2} = \frac{(n+2)V_{in}}{1-D} \quad (29)$$

$$V_{C3} = \frac{(2n+3)V_{in}}{1-D}. \quad (30)$$

Based on (14)–(16), the following equation is derived:

$$(n+1)(V_o - V_{C3}) - V_{C2} + V_{C1} = 0. \quad (31)$$

Substitute (28)–(30) into (31), the voltage gain is derived as

$$M = \frac{V_o}{V_{in}} = \frac{2n+4}{1-D}. \quad (32)$$

Fig. 5 shows the curves of the voltage gain versus duty cycle under different turns ratios. It is clear that the proposed converter has a high step-up voltage gain without extreme duty cycle or high turns ratio. Fig. 6 gives the voltage gain of the proposed converter compared with other interleaved coupled-inductor converters in [25]–[27], [31], and [32]. It is shown that the voltage gain of the proposed converter is higher.

B. Voltage Stress

The voltage stresses of the capacitors are given by (28)–(30). The voltage stresses of the switches are obtained as

$$V_{S1} = V_{S2} = \frac{V_{in}}{1-D} = \frac{1}{2n+4} V_o. \quad (33)$$




Fig. 7. Normalized semiconductor voltage stress versus turns ratios.

It can be seen that the voltage stress of the switches is much lower than the output voltage. The low voltage stress results in low switching loss. Furthermore, low-voltage-rating MOSFETs with small on resistance can be used, which leads to low conduction loss.

According to Mode 6 in Fig. 4(f), the voltage stresses of D_1 and D_3 are derived as follows:

$$V_{D1} = V_{C1} - V_{C3} + V_o = \frac{2}{1-D} V_{in} = \frac{1}{n+2} V_o \quad (34)$$

$$V_{D3} = V_{C3} - V_{C1} = \frac{2n+2}{1-D} V_{in} = \frac{n+1}{n+2} V_o. \quad (35)$$

According to Mode 2 in Fig. 4(b), the voltage stresses of D_2 and D_4 are derived as follows:

$$V_{D2} = V_{C3} - V_{C1} = \frac{2n+2}{1-D} V_{in} = \frac{n+1}{n+2} V_o \quad (36)$$

$$V_{D4} = V_o - V_{C3} = \frac{1}{1-D} V_{in} = \frac{1}{2n+4} V_o. \quad (37)$$

The normalized voltage stresses on all switches and diodes with different turns ratios are shown in Fig. 7. It can be seen that the switch voltage stress becomes lower as the voltage gain is extended by increasing the turns ratio. The voltage stresses on D_1 and D_4 also decrease as the turns ratio increases. The voltage stresses on D_2 and D_3 increase as the turns ratio increases, but they are always lower than the output voltage.

C. Current Stress

In order to simplify the calculation, the magnetizing currents are assumed as I_{m1} and I_{m2} by applying small-ripple approximation. Let $t_2 - t_1 = D_a T_s$ and $t_6 - t_5 = D_b T_s$. Then, according to the charge balance of capacitor C_1 – C_3 , the following equations are obtained:

$$\frac{1}{2} I_{m1} D_a = \frac{1}{2} \cdot \frac{I_{m2}}{n+1} D_b + \frac{I_{m2}}{n+1} (1-D-D_b) \quad (38)$$

$$\begin{aligned} \frac{1}{2} \cdot \frac{I_{m1}}{n+1} D_a + \frac{I_{m1}}{n+1} (1-D-D_a) &= \frac{1}{2} \cdot \frac{I_{m2}}{n+1} D_b \\ &+ \frac{I_{m2}}{n+1} (1-D-D_b) \end{aligned} \quad (39)$$

$$\frac{1}{2} \cdot \frac{I_{m1}}{n+1} D_a + \frac{I_{m1}}{n+1} (1-D-D_a) = \frac{1}{2} I_{m2} D_b. \quad (40)$$

Solving (38)–(40), the following relationships are derived:

$$I_{m1} = I_{m2} \quad (41)$$

$$D_a = D_b = \frac{2}{n+2} (1-D). \quad (42)$$

It can be seen that the magnetizing currents of the two coupled inductors are balanced due to the charge balance of the capacitors.

Assume $I_{m1} = I_{m2} = I_m$. Based on the charge balance of the output capacitor, the following equation is obtained:

$$\left(\frac{1}{2}I_m - I_o\right) D_b = I_o (1 - D_b). \quad (43)$$

Solving (42) and (43), the magnetizing current is derived as

$$I_m = \frac{n+2}{1-D} I_o. \quad (44)$$

According to the operating principle, the average currents flowing through the diodes are equal to the output current, which is given by

$$I_{D1_{\text{avg}}} = I_{D2_{\text{avg}}} = I_{D3_{\text{avg}}} = I_{D4_{\text{avg}}} = I_o. \quad (45)$$

From the steady-state analysis, the RMS current stresses on the switches are expressed as

$$I_{S1_{\text{RMS}}} = \frac{n+2}{1-D} I_o \sqrt{3 - 2D - (1-D) \frac{10}{3(n+2)}} \quad (46)$$

$$I_{S2_{\text{RMS}}} = \frac{n+2}{1-D} I_o \sqrt{3 - 2D}. \quad (47)$$

The peak currents of the coupled inductors are derived as

$$I_{k1_{\text{pk}}} = I_{k2_{\text{pk}}} = I_{m2} + n \cdot \frac{I_{m2}}{n+1} = \frac{(2n+1)(n+2)}{(n+1)(1-D)} I_o. \quad (48)$$

The RMS currents of the primary windings of the coupled inductors are given by

$$I_{k1_{\text{RMS}}} = I_{k2_{\text{RMS}}} = I_{k_{\text{RMS}}} = \frac{n+2}{1-D} I_o \times \sqrt{2D - 1 + (1-D) \frac{4n^3 + \frac{28}{3}n^2 + 10n + 4}{(n+2)(n+1)^2}}. \quad (49)$$

The RMS current of the secondary windings of the coupled inductors is given by

$$I_{\text{sec}_{\text{RMS}}} = \frac{n+2}{1-D} I_o \sqrt{(1-D) \frac{\frac{4}{3} + 2n}{(n+2)(n+1)^2}}. \quad (50)$$




Fig. 8. Boundary condition: K_{crit} versus D .

The RMS currents of the capacitors are given by

$$I_{C1_{\text{RMS}}} = I_{C3_{\text{RMS}}} = \frac{n+2}{1-D} I_o \sqrt{(1-D) \frac{2n^2 + 7n + 4}{3(n+2)(n+1)^2}} \quad (51)$$

$$I_{C2_{\text{RMS}}} = \frac{n+2}{1-D} I_o \sqrt{(1-D) \frac{\frac{4}{3} + 2n}{(n+2)(n+1)^2}} \quad (52)$$

$$I_{C_o_{\text{RMS}}} = I_o \sqrt{\frac{2(n+2)}{3(1-D)}} - 1. \quad (53)$$

D. Boundary Condition

The aforementioned analysis is under CCM. The condition for CCM is given by

$$I_m > \frac{V_{\text{in}} D}{2L_m f_s}. \quad (54)$$

Substitute (32) and (44) into (54), the following criteria can be obtained:

$$\frac{2L_m f_s}{R} > \frac{D(1-D)^2}{2(n+2)^2} = K_{\text{crit}}(D). \quad (55)$$

The curves of $K_{\text{crit}}(D)$ with different turns ratio are shown in Fig. 8. It can be seen that when the turns ratio increases, it is easier to achieve CCM condition.

E. Comparison

In this section, the proposed converter is compared with other interleaved coupled-inductor-based converters in the literature. All these converters use two switches, employ an interleaved operation, have a common ground connection between the input and output, and can be used in high step-up applications. The voltage gain, voltage stresses of the switches and diodes, and the component counts are listed in Table I.

As can be seen, the proposed converter achieves higher voltage gain compared to the other converters. Therefore, the proposed converter is more suitable for high step-up applications. Also, the proposed converter has minimum component count, indicating low cost. Furthermore, the proposed converter has a lower switch voltage stress. As a result, switching loss can be reduced and low-voltage-rating MOSFET with small on resistance can be used to lower conduction loss.

TABLE I
COMPARISON OF THE PROPOSED CONVERTER TO SIMILAR CONVERTERS

Topologies	Proposed	Ref. [25]	Ref. [26]	Ref. [27]	Ref. [31]	Ref. [32]
Voltage gain	$\frac{2n+4}{1-D}$	$\frac{2n+2}{1-D}$	$\frac{2n+2}{1-D}$	$\frac{2n+3}{1-D}$	$\frac{2n+2}{1-D}$	$\frac{2n+2}{1-D}$
Switch voltage stress	$\frac{V_o}{2n+4}$	$\frac{V_o}{2n+2}$	$\frac{V_o}{2n+2}$	$\frac{V_o}{2n+3}$	$\frac{V_o}{2n+2}$	$\frac{V_o}{2n+2}$
Maximum diode voltage stress	$\frac{n+1}{n+2}V_o$	$\frac{2n}{2n+2}V_o$	$\frac{2n}{2n+2}V_o$	$\frac{2n+1}{2n+3}V_o$	$\frac{2n+1}{2n+2}V_o$	$\frac{2n+1}{2n+2}V_o$
No. of switches	2	2	2	2	2	2
No. of diodes	4	4	6	4	6	6
No. of magnetic cores	2	2	2	2	2	2
No. of windings	4	4	4	4	6	6
No. of capacitors	4	4	5	4	5	5

IV. DESIGN CONSIDERATIONS

A. Coupled-Inductor Design

The turns ratio of the coupled inductors is determined by the required voltage gain and the duty cycle. It is calculated by

$$n = \frac{V_o}{V_{in}} \cdot \frac{1-D}{2} - 2. \quad (56)$$

According to the aforementioned analysis, the proposed converter operates in CCM. The magnetizing inductances of the coupled inductors can be designed based on the ripple of the magnetizing current. Considering a peak-to-peak current ripple of $\gamma\%$, the magnetizing inductance can be calculated as

$$L_m = L_{m1} = L_{m2} = \frac{V_{in}D}{\gamma\%I_m f_s} = \frac{V_{in}D(1-D)}{\gamma\%(n+2)I_o f_s}. \quad (57)$$

As seen from the operating principle and waveforms, the leakage inductances of the coupled inductors help to limit the current falling rate of D_2 and D_3 and thus alleviate the diode reverse recovery problem. Therefore, the leakage inductances can be designed based on the current falling rate of the diodes, which are given by

$$L_k = L_{k1} = L_{k2} = \frac{(n+1)V_o}{4n^2(n+2)\frac{di_{D2}}{dt}} = \frac{(n+1)V_o}{4n^2(n+2)\frac{di_{D3}}{dt}}. \quad (58)$$

The peak currents of the coupled inductors can be calculated from (48). The RMS currents of the primary and secondary windings can be calculated from (49) and (50).

B. Semiconductor Selection

The switches and diodes are selected according to their voltage and current stresses. The voltage stresses of the switches and diodes are given by (33)–(37). The current stresses of the switches and diodes are given by (45)–(47). In practice, considering the voltage overshoot and ringing, the voltage rating of the switches and diodes should be higher than the calculated values.

C. Capacitor Design

The capacitors can be designed based on the voltage ripple and the output power. Assuming that the voltage ripple is $r\%$ and the output power is P_o , the capacitances can be calculated by

$$C_1 > \frac{I_o}{\Delta V_{c1} f_s} = \frac{P_o}{r\%V_{c1} f_s V_o} = \frac{(2n+4)P_o}{r\%V_o^2 f_s} \quad (59)$$

$$C_2 > \frac{I_o}{\Delta V_{c2} f_s} = \frac{P_o}{r\%V_{c2} f_s V_o} = \frac{2P_o}{r\%V_o^2 f_s} \quad (60)$$

$$C_3 > \frac{I_o}{\Delta V_{c3} f_s} = \frac{P_o}{r\%V_{c3} f_s V_o} = \frac{(2n+4)P_o}{(2n+3)r\%V_o^2 f_s} \quad (61)$$

$$C_o > \frac{\left(1 - \frac{2}{n+2}(1-D)\right)I_o}{\Delta V_o f_s} = \frac{(n+2D)P_o}{(n+2)r\%V_o^2 f_s}. \quad (62)$$

In the proposed converter, the energy transfer capacitors C_1 – C_3 are used as dc capacitors to transfer energy from the input to the output. The capacitors may form resonant tanks with the leakage inductances if the capacitances are small. In the design, the capacitors should be selected large enough so that the resonant frequencies are much higher than the switching frequency.

V. EXPERIMENTAL RESULTS

In order to verify the performance of the proposed converter, a 330-W 20-V-input 400-V-output prototype is built and tested. The switching frequency is set to 50 kHz. Both duty cycles of the switches are around 0.7. The key parameters of the prototype are listed as in Table II.

A. Experimental Waveforms

Fig. 9 shows the gate signals and the drain-to-source voltages of the switches at full load. It can be seen that extreme duty cycle is avoided. The voltage stress of the switches is around 68 V, which matches the calculation from (33). Thus, low-voltage-

TABLE II
 KEY PARAMETERS OF THE PROTOTYPE

Components	PARAMETERS
Switches S_1 - S_2	IPA075N15N3 (150 V, 7.5 m Ω)
Diodes D_1 , D_4	STPS20200CT (200 V)
Diodes D_2 , D_3	MUR1640CT (400 V)
Coupled inductors	Turns ratio = 1:1 Magnetizing inductance = 102 μ H Leakage inductance = 3.6 μ H
Capacitor C_1	B32526T3226 (22 μ F)
Capacitor C_2 , C_3	B32526T6825 (8.2 μ F)
Capacitor C_o	56 μ F electrolytic capacitor




Fig. 9. Gate signals and drain-to-source voltages.




Fig. 10. Voltages across the diodes.

rating MOSFETs with low on resistance can be used to lower conduction loss. Fig. 10 shows the diode voltages v_{D1} - v_{D4} . It can be seen that the waveforms are consistent with the theoretical analysis. The blocking voltages of D_1 and D_4 are around 136 and 68 V, respectively, and the blocking voltages of D_2 and D_3 are around 266 V, which agree well with the calculations from (34)–(37). Fig. 11 shows the input voltage and output voltage waveforms. As can be seen, the input voltage is 20 V and the output voltage is 400 V when the turns ratio is 1, which indicates that high voltage gain is achieved. Fig. 12 shows the capacitor voltages. It is clear that the voltages of C_1 , C_2 , and C_3 are around 66, 200, and 330 V, respectively, which match the calculations from (28)–(30).

Fig. 13 shows the primary currents of the coupled inductors and the input current. As can be seen, interleaved feature




Fig. 11. Input and output voltages.




Fig. 12. Capacitor voltages.




Fig. 13. Primary currents of the coupled inductors and the input current.




Fig. 14. Current and voltage of switch S_1 at the turn-ON transition.




Fig. 15. Current and voltage of switch S_2 at the turn-ON transition.

is achieved. Therefore, the input current ripple is significantly reduced. The measured waveforms of i_{k1} and i_{k2} are slightly different from the theoretical waveforms in Fig. 3. This is caused by the effect of the magnetizing current ripples and the resonance between the leakage inductances and the energy transfer capacitors. Fig. 14 shows the current and voltage of switch S_1 at the turn-ON transition. Fig. 15 shows the current and voltage of switch S_2 at the turn-ON transition. As the leakage inductances limit the current changing rate, the switch currents rise gradually when the switches are turned ON, which help reduce the switching loss greatly. Fig. 16 shows the currents through the diodes. It can be seen that all diodes are turned OFF naturally, and the reverse recovery currents of the diodes are greatly reduced.




Fig. 16. Currents through the diodes.




Fig. 17. Measured efficiency versus output power.

The measured waveforms of i_{D1} – i_{D4} are slightly different from the theoretical waveforms in Fig. 3. This is because the leakage inductances resonate with the energy transfer capacitors during Modes 2 and 6.

Table III shows the comparison of the calculated, simulated, and experimentally measured current values at the full load. As can be seen, they are in good agreement. The discrepancy is caused by the effect of the parasitic elements, the small ripple approximation, and the measurement error.

B. Efficiency and Loss Analysis

Digital power meter Chroma 66202 is used to measure the efficiency of the prototype. The efficiency versus output power is shown in Fig. 17. The peak efficiency is 95.01%, which is achieved at 250-W output power. The efficiency at full load is measured as 94.88%.

Power losses of the proposed converter include losses of the coupled inductors, switches, diodes and capacitors.

TABLE III
 COMPARISON OF THE CALCULATED, SIMULATED, AND EXPERIMENTALLY MEASURED CURRENT VALUES

Current (A)	I_{D1_avg}	I_{D2_avg}	I_{D3_avg}	I_{D4_avg}	I_{S1_RMS}	I_{S2_RMS}	I_{k1_RMS}	I_{k2_RMS}	I_{sec_RMS}
Calculated	0.82	0.82	0.82	0.82	9.28	10.43	8.58	8.58	2.38
Simulated	0.83	0.82	0.82	0.83	9.08	10.24	8.45	8.45	2.31
Experimental	0.86	0.84	0.84	0.87	10.16	11.38	9.34	9.40	2.96




Fig. 18. Loss breakdown of the prototype.

The conduction loss in the coupled inductors is calculated by

$$P_{CI} = 2I_{k_RMS}^2 r_{pri} + 2I_{sec_RMS}^2 r_{sec} \quad (63)$$

where r_{pri} is the resistance of the primary windings of the coupled inductor and r_{sec} the resistance of the secondary windings. I_{k_RMS} and I_{sec_RMS} can be calculated from (49) and (50).

The loss of the switches includes both conduction loss and switching loss. The conduction loss of the switches is calculated as

$$P_{S_Cond} = I_{S1_RMS}^2 r_{ds} + I_{S2_RMS}^2 r_{ds} \quad (64)$$

where r_{ds} is the on resistance of the MOSFETs. I_{S1_RMS} and I_{S2_RMS} can be calculated from (46) and (47).

As the switches are turned ON with ZCS, the switching loss of the switches is calculated as

$$P_{S_SW} = 2 \left(\frac{1}{2} I_m V_{S1} t_f f_s + \frac{1}{2} V_{S1}^2 C_{oss} f_s \right) \quad (65)$$

where t_f is the fall time of the MOSFETs and C_{oss} is the parasitic output capacitance.

The conduction loss of the diodes is calculated as

$$P_D = I_o (V_{F1} + V_{F2} + V_{F3} + V_{F4}) \quad (66)$$

where V_{F_x} is the forward voltage drop of diode D_x .

The conduction loss of the capacitors is calculated as

$$P_C = I_{C1_RMS}^2 r_{C1} + I_{C2_RMS}^2 r_{C2} + I_{C3_RMS}^2 r_{C3} + I_{C_o_RMS}^2 r_{C_o} \quad (67)$$

where r_{C_x} is the equivalent series resistance of capacitor C_x . $I_{C_x_RMS}$ can be calculated from (51)–(53).

Then, the total power loss of the proposed converter is given by

$$P_{Loss} = P_{CI} + P_{S_Cond} + P_{S_SW} + P_D + P_C. \quad (68)$$

Based on the selected components of the hardware prototype, the loss breakdown of the proposed converter at full load is performed and shown in Fig. 18. It is observed that the major percent of the losses occurs in the coupled inductors as they carry high currents. The theoretical efficiency of the proposed

converter at full load is calculated as 97.3%, which is close to the experimentally measured values.

VI. CONCLUSION

A new interleaved high step-up converter with coupled inductors has been proposed in this paper. It is shown that the presented converter has the following features.

- 1) The input current ripple is significantly reduced and the power level is increased due to the interleaved operation at the input side.
- 2) Very high step-up voltage gain is achieved due to the series configuration at the output side.
- 3) Low-voltage-rating MOSFETs with small on resistance are allowed to reduce the conduction loss thanks to the very low switch voltage stress.
- 4) Leakage energy is efficiently recycled.
- 5) ZCS turn-ON of the switches is achieved and the reverse recovery problem of the diodes is alleviated.
- 6) Common ground connection between the input and the output is achieved.

These features make the proposed converter attractive for high step-up high-power applications, such as renewable energy systems, fuel cell systems, and uninterrupted power supplies. The operation principles and characteristics of the converter were analyzed in detail. A 20-V-input and 400-V-output prototype with a peak efficiency of 95.01% was designed and built. Experimental results have verified the performance of the proposed converter.

REFERENCES


- [1] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up DC-DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [2] W. Li and X. He, "Review of nonisolated high-step-up DC/DC converters in photovoltaic grid-connected applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1239–1250, Apr. 2011.
- [3] R. D. Middlebrook, "Transformerless DC-to-DC converters with large conversion ratios," *IEEE Trans. Power Electron.*, vol. 3, no. 4, pp. 484–488, Oct. 1988.
- [4] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of single-switch PWM converters with high step-up conversion ratio," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 4, pp. 1159–1171, May 2008.
- [5] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871–887, Mar. 2008.
- [6] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [7] W. Bin, L. Shouxiang, L. Yao, and K. M. Smedley, "A new hybrid boosting converter for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1203–1215, Feb. 2016.

- [8] Y. Tang, T. Wang, and D. Fu, "Multicell switched-inductor/switched-capacitor combined active-network converters," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 2063–2072, Apr. 2015.
- [9] H. Liu and F. Li, "A novel high step-up converter with a quasi-active switched-inductor structure for renewable energy systems," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 5030–5039, Jul. 2016.
- [10] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A DC–DC converter with high voltage gain and two input boost stages," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4206–4215, Jun. 2016.
- [11] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain DC–DC converter based on modified Dickson charge pump voltage multiplier," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7707–7715, Oct. 2017.
- [12] F. L. Tofoli, D. de Souza Oliveira Jr., R. P. T. Bascope, and Y. J. A. Alcazar, "Novel nonisolated high-voltage gain dc-dc converters based on 3SSC and VMC," *IEEE Trans. Power Electron.*, vol. 27, no. 9, pp. 3897–3907, Sep. 2012.
- [13] R. D. Middlebrook, "A continuous model for the tapped-inductor boost converter," in *Proc. IEEE Power Electron. Spec. Conf.*, 1975, pp. 63–79.
- [14] Q. Zhao and F. C. Lee, "High-efficiency, high step-up DC-DC converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65–73, Jan. 2003.
- [15] R.-J. Wai and R.-Y. Duan, "High step-up converter with coupled-inductor," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1025–1035, Sep. 2005.
- [16] Y. P. Siwakoti and F. Blaabjerg, "Single switch nonisolated ultra-step-up DC–DC converter with an integrated coupled inductor for high boost applications," *IEEE Trans. Power Electron.*, vol. 32, no. 11, pp. 8544–8558, Nov. 2017.
- [17] A. M. S. S. Andrade, E. Mattos, L. Schuch, H. L. Hey, and M. L. S. Martins, "Synthesis and comparative analysis of very high step-up DC-DC converters adopting coupled inductor and voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5880–5897, Jul. 2018.
- [18] H. Liu, F. Li, and J. Ai, "A novel high step-up dual switches converter with coupled inductor and voltage multiplier cell for a renewable energy system," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 4974–4983, Jul. 2016.
- [19] Y. Ye, K. W. E. Cheng, and S. Chen, "A high step-up PWM DC-DC converter with coupled-inductor and resonant switched-capacitor," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7739–7749, Oct. 2017.
- [20] G. Wu, X. Ruan, and Z. Ye, "High step-up DC–DC converter based on switched capacitor and coupled inductor," *IEEE Trans. Ind. Electron.*, vol. 65, no. 7, pp. 5572–5579, Jul. 2018.
- [21] J. Yao, A. Abramovitz, and K. M. Smedley, "Analysis and design of charge pump-assisted high step-up tapped inductor SEPIC converter with an inductorless, regenerative snubber," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5565–5580, Oct. 2015.
- [22] J. Yao, A. Abramovitz, and K. M. Smedley, "Steep-gain bidirectional converter with a regenerative snubber," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6845–6856, Dec. 2015.
- [23] A. Ajami, H. Ardi, and A. Farakhor, "A novel high step-up DC/DC converter based on integrating coupled inductor and switched-capacitor techniques for renewable energy applications," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4255–4263, Aug. 2015.
- [24] Y. P. Hsieh, J. F. Chen, T. J. Liang, and L. S. Yang, "A novel high step-up DC–DC converter for a microgrid system," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1127–1136, Apr. 2011.
- [25] K.-C. Tseng, C.-C. Huang, and W.-Y. Shih, "A high step-up converter with a voltage multiplier module for a photovoltaic system," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 3047–3057, Jun. 2013.
- [26] K. C. Tseng and C. C. Huang, "High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1311–1319, Mar. 2014.
- [27] X. Hu, G. Dai, L. Wang, and C. Gong, "A three-state switching boost converter mixed with magnetic coupling and voltage multiplier techniques for high gain conversion," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2991–3001, Apr. 2016.
- [28] X. Hu and C. Gong, "A high gain input-parallel output-series DC/DC converter with dual coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1306–1317, Mar. 2015.
- [29] Y. T. Chen, Z. X. Lu, and R. H. Liang, "Analysis and design of a novel high-step-up DC/DC converter with coupled inductors," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 425–436, Jan. 2018.
- [30] M. Forouzesh, Y. Shen, K. Yari, Y. P. Siwakoti, and F. Blaabjerg, "High-efficiency high step-up DC-DC converter with dual coupled inductors for grid-connected photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 5967–5982, Jul. 2018.
- [31] W. Li, Y. Zhao, J. Wu, and X. He, "Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 133–143, Jan. 2012.
- [32] L. He and Y. Liao, "An advanced current-autobalance high step-up converter with a multicoupled inductor and voltage multiplier for a renewable power generation system," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 6992–7005, Oct. 2016.
- [33] K. C. Tseng, J. Z. Chen, J. T. Lin, C. C. Huang, and T. H. Yen, "High step-up interleaved forward-flyback boost converter with three-winding coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4696–4703, Sep. 2015.
- [34] T. Nouri, N. Vosoughi, S. H. Hosseini, and M. Sabahi, "A novel interleaved nonisolated ultrahigh-step-up DC–DC converter with ZVS performance," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3650–3661, May 2017.



Yifei Zheng (S'16) received the B.S. degree from Beijing Jiaotong University, Beijing, China, in 2009, and the M.S. degree from Xi'an Jiaotong University, Xi'an, China, in 2012, both in electrical engineering. He is currently working toward the Ph.D. degree in power electronics at the University of California at Irvine, Irvine, CA, USA.

From 2012 to 2015, he was an Electrical Engineer with Xi'an XJ Power Electronic Technology Corporation, Xi'an, developing high-power grid-connected inverters for photovoltaic and metro applications. His current research interests include high step-up converters, high step-down converters, bidirectional converters and their applications.



Wenhao Xie (S'18) received the B.S. degree in electrical engineering from the Harbin Institute of Technology at Weihai, Weihai, China, in 2014, and the M.S. degrees in electrical engineering from the Harbin Institute of Technology, Harbin, China, in 2016, where he is currently working toward the Ph.D. degree in electrical engineering.

During 2017 to 2019, he is a Visiting Ph.D. Student with the Electrical Engineering and Computer Science Department, University of California at Irvine, Irvine, CA, USA, supported by the China Scholarship Council. His research interests include power quality control, dc–dc converters and inverters for renewable energy generation.



Keyue Ma Smedley (S'87–M'90–SM'97–F'08) received the B.S. and M.S. degrees in electrical engineering from Zhejiang University, Hangzhou, China, in 1982 and 1985, respectively, and the M.S. and Ph.D. degrees in electrical engineering from the California Institute of Technology, Pasadena, CA, USA, in 1987 and 1991, respectively.

She is currently a Professor with the Department of Electrical Engineering and Computer Science, University of California at Irvine (UCI), Irvine, CA, USA, the Director of the UCI Power Electronics Laboratory, and a Cofounder of One-Cycle Control, Inc. Her work has resulted in more than 180 technical publications, more than 10 US/international patents, two start-up companies, and numerous commercial applications. Her research interest includes high-efficiency dc–dc converters, high-fidelity class-D power amplifiers, four-quadrant three-phase and single-phase converters (covering power factor correction rectifiers, active power filters, inverters, VAR generation), switching capacitor converters, and utility-scale fault current limiters. Her technology has been integrated into commercial products spanning from audio amplifiers to V/VAR control, power grid dynamic voltage control, power quality control, renewable generation, energy storage system, mobile power, microgrid, etc. Her soft switching and regenerative clamping circuits are widely used in industry. Her current research activities include power grid modeling for high penetration renewables, solar power integration, power quality control, etc.

Dr. Smedley is a recipient of UCI Innovation Award 2005. Her work with One-Cycle Control, Inc., won Department of the Army Achievement Award in the Pentagon in 2010.