

# A Negative-Output High Quadratic Conversion Ratio DC–DC Converter With Dual Working Modes

Jing Li  and Jinjun Liu , Senior Member, IEEE

**Abstract**—A negative-output high quadratic conversion ratio dc–dc converter with dual working modes is proposed. One working mode is a step-up mode, and the other is a step-up/step-down mode. Analysis of the circuit principle and different operation modes, steady-state calculation, and small-signal modeling are presented. Comparisons of the proposed converter with other converters demonstrate that the proposed converter has a higher conversion ratio in its two working modes and, under the same voltage gain, the proposed converter in the second working mode has the lowest switching device power rating, a higher efficiency, and small peak-to-peak value of input current. Simulation results based on PSpice and circuit experiments are given to verify the effectiveness of the proposed converter.

**Index Terms**—DC–DC, dual working modes, negative-output (N-O), quadratic conversion ratio, step up, step up/step down.

## I. INTRODUCTION

**R**ENEWABLE and clean energy sources such as photovoltaic (PV) cells and fuel cells are increasing rapidly worldwide, and for these sources' inherent low-voltage characteristic, a prestage high gain dc–dc converter is essential [1], [2]. For example, in a PV system, use of a high-gain dc–dc boost converter is superior to numerical PV modules connected in series to avoid shading problems and decreased reliability [3]. Moreover, dc–dc switched power supplies with high-voltage gain are indispensable in applications to uninterruptible power supplies, X-ray systems, and high-density discharge lamps [4], [5]. However, conventional dc–dc boost converters or buck–boost converters are two common ways to get the required output voltage within a wide range of input voltages, ultrahigh gain cannot be obtained for the requirement of extreme high duty cycle cannot be met because of the constraint of control circuit and semiconductor devices [6].

In the past few decades, numerous new dc–dc converters with high-voltage gain have been devised. Maksimovic and Cuk devised a series of quadratic converters [7], but, in practice, most of them can only work in step-up mode or step-down mode.

Manuscript received May 10, 2018; revised July 26, 2018; accepted August 30, 2018. Date of publication September 13, 2018; date of current version April 20, 2019. Recommended for publication by Associate Editor J. Lam. (Corresponding author: Jing Li.)

J. Li is with the School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China, and also with the Xi'an Institute of Space Radio Technology, Xi'an 710100, China (e-mail:




Fig. 1. Proposed high quadratic conversion ratio converter with dual working modes.

ing is presented in Section IV. The design procedure along with the simulation results are given in Section V. Some comparisons with other converters are shown in Section VI. Efficiency analysis and nonideal conversion ratio analysis are given in Section VII. Experimental results are given in Section VIII. Finally, some conclusions are listed in Section IX.

## II. CIRCUIT STRUCTURE AND OPERATING PRINCIPLE

Fig. 1 shows the circuit for the proposed high quadratic conversion ratio converter with dual working modes, which contains two power switches ( $S_1$  and  $S_2$ ), two power diodes ( $D_1$  and  $D_2$ ), two inductors ( $L_1$  and  $L_2$ ), two capacitors ( $C_1$  and  $C_2$ ), and a resistive load  $R$ .

### A. Mode 1 (Step-Up Mode)

Fig. 2 shows the typical time-domain waveforms when power switches  $S_1$  and  $S_2$  are working complementarily in CCM mode.

1) *State 1* ( $NT \leq t < (N + D)T$ ): As shown in Fig. 3(a), during this time period, power switch  $S_1$  and power diode  $D_2$  are turned ON at the same time, inductor  $L_1$  is magnetized while inductor  $L_2$  is demagnetized, and capacitor  $C_1$  is discharged and output capacitor  $C_2$  is charged. Thus, the following equations can be obtained:

$$V_{L_1} = v_{in} \quad (1)$$

$$V_{L_2} = -v_{in} + v_{C_1} - v_{C_2}. \quad (2)$$

2) *State 2* ( $(N + D)T < t \leq (N + 1)T$ ): In state 2, switch  $S_2$  and diode  $D_1$  are conducted, inductor  $L_1$  is demagnetized and inductor  $L_2$  is magnetized, and capacitor  $C_1$  is charged and output capacitor  $C_2$  is discharged. Thus, we obtain the following equations:

$$V_{L_1} = v_{in} - v_{C_1} \quad (3)$$

$$V_{L_2} = v_{C_1}. \quad (4)$$




Fig. 2. Typical time-domain waveforms of the proposed converter in mode 1 in CCM.




Fig. 3. Equivalent circuits of the proposed converter in mode 1. (a) State 1 ( $S = 1$ ). (b) State 2 ( $S = 0$ ).

### B. Mode 2 (Step-Up/Step-Down Mode)

Fig. 4 shows the typical time-domain waveforms when power switches  $S_1$  and  $S_2$  are working simultaneously in CCM mode.

1) *State 1* ( $NT \leq t < (N + D)T$ ): As shown in Fig. 5(a), during this time period, power switches  $S_1$  and  $S_2$  are turned ON simultaneously, inductor  $L_1$  and  $L_2$  are magnetized, and capacitor  $C_1$  is discharged and output capacitor  $C_2$  is charged.




Fig. 4. Typical time-domain waveforms of the proposed converter in mode 2 in CCM.




Fig. 5. Equivalent circuits of the proposed converter in mode 2. (a) State 1 ( $S = 1$ ). (b) State 2 ( $S = 0$ ).

Thus, the following equations can be obtained:

$$V_{L1} = v_{in} \quad (5)$$

$$V_{L2} = v_{C1}. \quad (6)$$

2) *State 2* ( $(N + D)T < t \leq (N + 1)T$ ): In state 2, the power diodes  $D_1$  and  $D_2$  are conducted, inductors  $L_1$  and  $L_2$  are demagnetized, and capacitor  $C_1$  is charged and output capacitor

$C_2$  is discharged, so we can write the following equations:

$$V_{L1} = v_{in} - v_{C1} \quad (7)$$

$$V_{L2} = -v_{in} + v_{C1} - v_{C2}. \quad (8)$$

### III. STEADY-STATE ANALYSIS

To perform the steady-state analysis, the following assumptions must first be made.

- 1) The components including resistors, capacitors, and inductors are linear time invariant.
- 2) Only the CCM is considered.
- 3)  $I_{L1}$ ,  $I_{L2}$ ,  $V_{in}$ ,  $V_{C1}$ ,  $V_{C2}$ , and  $D$  are the steady-state dc values of  $i_{L1}$ ,  $i_{L2}$ ,  $v_{in}$ ,  $v_{C1}$ ,  $v_{C2}$ , and  $d$ .

#### A. Mode1 (Step-Up Mode)

1) *Voltage Gain*: By applying volt-second balance principle to inductors  $L_1$  and  $L_2$ , the voltage across capacitor  $C_1$  in steady state and the voltage gain  $G$  can be expressed as

$$V_{C1} = \frac{1}{1-D} V_{in} \quad (9)$$

$$G = \frac{V_{C2}}{V_{in}} = \frac{1-D+D^2}{D(1-D)}. \quad (10)$$

2) *Electric Stress Analysis*: From a circuit analysis, the voltage stresses of two power switches ( $S_1$  and  $S_2$ ) and two diodes ( $D_1$  and  $D_2$ ) are

$$V_{S1} = \frac{1}{1-D} V_{in} \quad (11)$$

$$V_{S2} = \frac{1}{(1-D)D} V_{in} \quad (12)$$

$$V_{D1} = \frac{1}{(1-D)} V_{in} \quad (13)$$

$$V_{D2} = \frac{1}{(1-D)D} V_{in}. \quad (14)$$

The input current can be expressed by input/output power balance consideration described as  $V_{in} I_{in} = V_o I_o$

$$I_{in} = \frac{1-D+D^2}{D(1-D)} I_o. \quad (15)$$

By applying the ampere-second balance principle to capacitor  $C_1$  and output capacitor  $C_2$ , the dc values in steady state of  $I_{L1}$  and  $I_{L2}$  can be derived as follows:

$$I_{L1} = \frac{1}{(1-D)D} I_o \quad (16)$$

$$I_{L2} = \frac{1}{D} I_o. \quad (17)$$

The current stresses of two power switches ( $S_1$  and  $S_2$ ) and two diodes ( $D_1$  and  $D_2$ ) are

$$I_{S1} = DI_{L1} = \frac{1}{(1-D)}I_o \quad (18)$$

$$I_{S2} = (1-D)I_{L2} = \frac{(1-D)}{D}I_o \quad (19)$$

$$I_{D1} = (1-D)I_{L1} = \frac{1}{D}I_o \quad (20)$$

$$I_{D2} = DI_{L2} = I_o. \quad (21)$$

3) *Voltage Ripple of Capacitors and Current Ripple of Inductors*: The voltage ripples across capacitors  $C_1$  and  $C_2$  and the current ripples through inductors  $L_1$  and  $L_2$  are defined as  $\Delta v_{C1}$  and  $\Delta v_{C2}$  and  $\Delta i_{L1}$  and  $\Delta i_{L2}$  (all of which are peak-to-peak values), respectively. From simulation waveforms, using a geometrical method to calculate the ripples of capacitor voltages  $\Delta v_{C1}$ ,  $\Delta v_{C2}$  and the ripples of inductor currents  $\Delta i_{L1}$  and  $\Delta i_{L2}$ , results in

$$\Delta v_{C1} = \frac{I_{C1}}{C_1}DT = \frac{V_{in}}{C_1 Rf} \frac{1-D+D^2}{D(1-D)} \quad (22)$$

$$\Delta v_{C2} = \frac{I_{C2}}{C_2}DT = \frac{V_{in}}{C_2 Rf} \frac{1-D+D^2}{D} \quad (23)$$

$$\Delta i_{L1} = \frac{V_{L1}}{L_1}DT = \frac{V_{in}}{L_1 f} D \quad (24)$$

$$\Delta i_{L2} = \frac{V_{L2}}{L_2}DT = \frac{V_{in}}{L_2 f}. \quad (25)$$

4) *Boundary Condition Between CCM and Discontinuous-Conduction Mode (DCM)*: The inductor current is designed to be continuous with respect to EMI and electromagnetic compatibility. In the boundary condition mode, inductor current  $I_{L1}$  reaches its zero point at the end of each switching cycle  $NT$  and inductor current  $I_{L2}$  reaches its zero point at the time point  $(N+D)T$  within each switching cycle. For CCM operation, the average value of inductor currents must be greater than half the amount of current ripples

$$I_{L1} > \frac{1}{2}\Delta i_{L1} \quad (26)$$

$$I_{L2} > \frac{1}{2}\Delta i_{L2} \quad (27)$$

where the normalized inductor time constant  $\tau_{L1,2}$  is defined as  $\tau_{L1,2} = \frac{L_{1,2}f}{R}$ . Therefore, the boundary conditions for  $L_1$  and  $L_2$  are

$$\tau_{L1B} = \frac{D^3(1-D)^2}{2(1-D+D^2)} \quad (28)$$

$$\tau_{L2B} = \frac{D^2(1-D)}{2(1-D+D^2)}. \quad (29)$$

Based on (28) and (29), the relationship between  $\tau_{L1,2}$  and duty cycle  $D$  is plotted in Fig. 6. When  $\tau_{L1} > \tau_{L1B}$  and  $\tau_{L2} > \tau_{L2B}$ , the circuit is operating in  $L_{1,2} - \text{CCM}$ ; otherwise, it operates in  $L_{1,2} - \text{DCM}$ .




Fig. 6. Boundary conditions for the proposed converter in mode 1.

### B. Mode 2 (Step-Up/Step-Down Mode)

1) *Voltage Gain*: By applying the same principle to inductors  $L_1$  and  $L_2$ , the voltage across capacitor  $C_1$  in steady state and the conversion ratio  $G$  are determined as

$$V_{C1} = \frac{1}{1-D}V_{in} \quad (30)$$

$$G = \frac{V_{C2}}{V_{in}} = \frac{2D-D^2}{(1-D)^2}. \quad (31)$$

2) *Electric Stress Analysis*: The voltage stresses on power switches ( $S_1$  and  $S_2$ ) and power diodes ( $D_1$  and  $D_2$ ) are

$$V_{S1} = \frac{1}{1-D}V_{in} \quad (32)$$

$$V_{S2} = \frac{1}{(1-D)^2}V_{in} \quad (33)$$

$$V_{D1} = \frac{1}{(1-D)}V_{in} \quad (34)$$

$$V_{D2} = \frac{1}{(1-D)^2}V_{in}. \quad (35)$$

The relationship between input current and output current is

$$I_{in} = \frac{2D-D^2}{(1-D)^2}I_o. \quad (36)$$

The steady-state dc values of  $I_{L1}$  and  $I_{L2}$  can be calculated by ampere-second balance principle

$$I_{L1} = \frac{1}{(1-D)^2}I_o \quad (37)$$

$$I_{L2} = \frac{1}{1-D}I_o. \quad (38)$$

The current stress of four semiconductor devices  $S_1$ ,  $S_2$ ,  $D_1$ , and  $D_2$  is

$$I_{S1} = DI_{L1} = \frac{D}{(1-D)^2}I_o \quad (39)$$

$$I_{S2} = DI_{L2} = \frac{D}{1-D}I_o \quad (40)$$

$$I_{D1} = (1 - D)I_{L1} = \frac{1}{(1 - D)}I_o \quad (41)$$

$$I_{D2} = (1 - D)I_{L2} = I_o. \quad (42)$$

3) *Voltage Ripple of Capacitors and Current Ripple of Inductors:* The capacitor voltage ripples  $\Delta v_{C1}$  and  $\Delta v_{C2}$  and inductor current ripples  $\Delta i_{L1}$  and  $\Delta i_{L2}$  can be calculated by using the same method

$$\Delta v_{C1} = \frac{I_{C1}}{C_1}DT = \frac{V_{in}D}{C_1 Rf} \frac{2D - D^2}{(1 - D)^3} \quad (43)$$

$$\Delta v_{C2} = \frac{I_{C2}}{C_2}DT = \frac{V_{in}D}{C_2 Rf} \frac{2D - D^2}{(1 - D)^2} \quad (44)$$

$$\Delta i_{L1} = \frac{V_{L1}}{L_1}DT = \frac{V_{in}}{L_1 f} D \quad (45)$$

$$\Delta i_{L2} = \frac{V_{L2}}{L_2}DT = \frac{V_{in}}{L_2 f} \frac{D}{1 - D}. \quad (46)$$

4) *Boundary Condition Between CCM and DCM:* In mode 2, in the boundary condition mode, inductor currents  $I_{L1}$  and  $I_{L2}$  reach their zero point at the end of each switching cycle. The boundary conditions for  $L_1$  and  $L_2$  are

$$\tau_{L1B} = \frac{(1 - D)^4}{2(2 - D)} \quad (47)$$

$$\tau_{L2B} = \frac{(1 - D)^2}{2(2 - D)}. \quad (48)$$

As shown in Fig. 7, when  $\tau_{L1} > \tau_{L1B}$  and  $\tau_{L2} > \tau_{L2B}$ , the circuit is operating in  $L_{1,2} - \text{CCM}$ ; otherwise, it operates in  $L_{1,2} - \text{DCM}$ .

#### IV. SMALL-SIGNAL MODELING

The state equations in modes 1 and 2 are derived according to Figs. 3 and 5, as shown in (49) and (50) shown at the bottom of this page, respectively, in which  $Mi$  and  $Si$  stand for mode  $i$  and state  $i$ , where  $i$  equals 1 or 2




Fig. 7. Boundary conditions for the proposed converter in mode 2.

Using an averaging method to get the average model of the proposed converter in modes 1 and 2 result in

$$\text{Mode 1} \begin{cases} \frac{d\langle i_{L1} \rangle}{dt} = \frac{\langle v_{in} \rangle}{L_1} - \frac{\langle v_{C1} \rangle}{L_1}(1 - d) \\ \frac{d\langle i_{L2} \rangle}{dt} = \frac{\langle v_{C1} \rangle}{L_2} - \frac{\langle v_{in} \rangle}{L_2}d - \frac{\langle v_{C2} \rangle}{L_2}d \\ \frac{d\langle v_{C1} \rangle}{dt} = -\frac{\langle i_{L2} \rangle}{C_1} + \frac{\langle i_{L1} \rangle}{C_1}(1 - d) \\ \frac{d\langle v_{C2} \rangle}{dt} = \frac{\langle i_{L2} \rangle}{C_2}d - \frac{\langle v_{C2} \rangle}{RC_2} \end{cases} \quad (51)$$

$$\text{Mode 2} \begin{cases} \frac{d\langle i_{L1} \rangle}{dt} = \frac{\langle v_{in} \rangle}{L_1} - \frac{\langle v_{C1} \rangle}{L_1}(1 - d) \\ \frac{d\langle i_{L2} \rangle}{dt} = \frac{\langle v_{C1} \rangle}{L_2} - \frac{\langle v_{in} \rangle}{L_2}(1 - d) - \frac{\langle v_{C2} \rangle}{L_2}(1 - d) \\ \frac{d\langle v_{C1} \rangle}{dt} = -\frac{\langle i_{L2} \rangle}{C_1} + \frac{\langle i_{L1} \rangle}{C_1}(1 - d) \\ \frac{d\langle v_{C2} \rangle}{dt} = -\frac{\langle v_{C2} \rangle}{RC_2} + \frac{\langle i_{L2} \rangle}{C_2}(1 - d) \end{cases} \quad (52)$$

in which  $\langle i_{L1} \rangle$ ,  $\langle i_{L2} \rangle$ ,  $\langle v_{C1} \rangle$ ,  $\langle v_{C2} \rangle$ , and  $\langle v_{in} \rangle$  are the average values of  $i_{L1}$ ,  $i_{L2}$ ,  $v_{C1}$ ,  $v_{C2}$ , and  $v_{in}$ , respectively.

We can define  $\langle x \rangle$ ,  $\hat{x}$ , and  $X$  as the averaged value, the small ac value, and the dc value of  $x$ , respectively, for the circuit variables such as  $i_{L1}$ ,  $i_{L2}$ ,  $v_{C1}$ ,  $v_{C2}$ , and  $d$ . The relationship among  $x$ ,  $\hat{x}$ , and  $X$  is given in (53) and satisfies the small-signal assumption  $\hat{x} \ll X$

$$x = X + \hat{x}. \quad (53)$$

Substituting (53) into (51) and (52), using the small-signal perturbation method, and ignoring high-order ac items, we can

$$M1 - S1 \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - v_{in} - v_{C2} \\ C_1 \frac{dv_{C1}}{dt} = -i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} - \frac{v_{C2}}{R} \end{cases} \quad M1 - S2 \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} - v_{C1} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} - i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = -\frac{v_{C2}}{R} \end{cases} \quad (49)$$

$$M2 - S1 \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} \\ C_1 \frac{dv_{C1}}{dt} = -i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = -\frac{v_{C2}}{R} \end{cases} \quad M2 - S2 \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} - v_{C1} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - v_{in} - v_{C2} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} - i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} - \frac{v_{C2}}{R} \end{cases} \quad (50)$$

derive the small-signal transfer functions of the proposed converter by using the Laplace transformation. Based on these transfer functions, the small-signal dynamic behaviors of the proposed converter can be analyzed (54) and (55) are shown at the bottom of the next page.

where  $\mathbf{A}_1$ ,  $\mathbf{B}_{11}$ ,  $\mathbf{B}_{12}$ ,  $\mathbf{A}_2$ ,  $\mathbf{B}_{21}$ , and  $\mathbf{B}_{22}$  are expressed as follows:

$$\mathbf{A}_1 = \begin{bmatrix} 0 & 0 & -\frac{(1-D)}{L_1} & 0 \\ 0 & 0 & \frac{1}{L_2} & -\frac{D}{L_2} \\ \frac{(1-D)}{C_1} & -\frac{1}{C_1} & 0 & 0 \\ 0 & \frac{D}{C_2} & 0 & -\frac{1}{RC_2} \end{bmatrix} \quad (56)$$

$$\mathbf{A}_2 = \begin{bmatrix} 0 & 0 & -\frac{(1-D)}{L_1} & 0 \\ 0 & 0 & \frac{1}{L_2} & -\frac{(1-D)}{L_2} \\ \frac{(1-D)}{C_1} & -\frac{1}{C_1} & 0 & 0 \\ 0 & \frac{(1-D)}{C_2} & 0 & -\frac{1}{RC_2} \end{bmatrix} \quad (57)$$

$$\mathbf{B}_{11} = \begin{bmatrix} \frac{V_{C1}}{L_1} \\ -\frac{V_{C2}}{L_2} \\ -\frac{I_{L1}}{C_1} \\ \frac{I_{L2}}{C_2} \end{bmatrix} \quad \mathbf{B}_{12} = \begin{bmatrix} \frac{1}{L_1} \\ 0 \\ 0 \\ 0 \end{bmatrix} \quad (58)$$

$$\mathbf{B}_{21} = \begin{bmatrix} \frac{V_{C1}}{L_1} \\ \frac{V_{C2}}{L_2} \\ -\frac{I_{L1}}{C_1} \\ -\frac{I_{L2}}{C_2} \end{bmatrix} \quad \mathbf{B}_{22} = \begin{bmatrix} \frac{1}{L_1} \\ -\frac{1}{L_2} \\ 0 \\ 0 \end{bmatrix}. \quad (59)$$

## V. DESIGN PROCEDURE AND SIMULATIONS

This proposed converter is designed to operate in the dual working modes. The given specifications are listed in Table I.

From the input voltage and output voltage, the duty cycle in modes 1 and 2 can be calculated as follows:

$$D_1 = \frac{(G+1) \pm \sqrt{(G+1)(G-3)}}{2(G+1)} \quad (60)$$

$$D_2 = 1 - \frac{1}{\sqrt{(G+1)}}. \quad (61)$$

In mode 1, the duty cycle should be chosen as 0.5. In mode 2, the duty cycle should be chosen as 0.1835 in the step-down state and 0.3675 in the step-up state.

TABLE I  
SPECIFICATIONS FOR THE PROPOSED CONVERTER

Given items	Mode 1		Mode 2	
	Step-up state	Step-down state	Step-down state	Step-up state
Input voltage $v_{in}$	24 V	24 V	24 V	24 V
Output voltage $v_o$	-72 V	-12.0 V	-36.0 V	-36.0 V
Output load $R$	120 $\Omega$	15 $\Omega$	45 $\Omega$	45 $\Omega$
Output power $P_o$	43.2 W	9.6 W	28.8 W	28.8 W
Switching frequency	50 kHz	50 kHz	50 kHz	50 kHz
Current ripple ratio of	$L_1$	<40%	<40%	<40%
	$L_2$	<40%	<40%	<40%
Voltage ripple ratio of	$C_1$	<10%	<10%	<10%
	$C_2$	<1%	<1%	<1%

TABLE II  
SELECTED COMPONENTS FOR THE PROPOSED CONVERTER

Components	Values or types
Inductor $L_1$	935 $\mu\text{H}$ with $R_{L1}=0.128 \Omega$
Inductor $L_2$	1035 $\mu\text{H}$ with $R_{L2}=0.131 \Omega$
Capacitor $C_1$	4.7 $\mu\text{F}$ with $R_{C1}=11.4 \text{ m}\Omega$
Capacitor $C_2$	40 $\mu\text{F}$ with $R_{C2}=5.6 \text{ m}\Omega$
Power switches $S_1$ and $S_2$	IRFP 4668
Diodes $D_1$ and $D_2$	MBR 40250

According to the capacitor voltage, inductor current, and ripple calculation shown in (9), (10), (16), (17), and (22)–(25) in mode 1 and in (30), (31), (37), (38), and (43)–(46) in mode 2, the inductors and capacitors should satisfy the following equations:

$$\begin{cases} L_1 > \frac{R}{40\%f} \frac{(1-D_1)^2 D_1^3}{1-D_1+D_1^2} \\ L_1 > \frac{R}{40\%f} \frac{(1-D_2)^4}{2-D_2} \end{cases} \quad (62)$$

$$\begin{cases} L_2 > \frac{R}{40\%f} \frac{(1-D_1)D_1^2}{1-D_1+D_1^2} \\ L_2 > \frac{R}{40\%f} \frac{(1-D_2)^2}{2-D_2} \end{cases} \quad (63)$$

$$\begin{cases} C_1 > \frac{1}{10\%Rf} \frac{1-D_1+D_1^2}{D_1} \\ C_1 > \frac{1}{10\%Rf} \frac{(2-D_2)D_2^2}{(1-D_2)^2} \end{cases} \quad (64)$$

$$\begin{cases} C_2 > \frac{1}{1\%Rf} (1-D_1) \\ C_2 > \frac{1}{1\%Rf} D_2. \end{cases} \quad (65)$$

Based on the electric stress calculations in modes 1 and 2, the power MOSFET and the power diode are selected for the proposed converter. Table II lists the design parameters.

Fig. 8 shows the PSpice simulations of the proposed converter in modes 1 and 2.

Fig. 9 shows Bode plot comparisons of the proposed converter in two modes between PSIM simulations and numerical calculations.

$$\text{Mode1} \begin{cases} G_{vd1}(s) = \left. \frac{\hat{v}_{C2}(s)}{\hat{d}(s)} \right|_{\hat{v}_{in}(s)=0} = [0, 0, 0, 1](s\mathbf{I} - \mathbf{A}_1)^{-1} \mathbf{B}_{11} \\ G_{vv1}(s) = \left. \frac{\hat{v}_{C2}(s)}{\hat{v}_{in}(s)} \right|_{\hat{d}(s)=0} = [0, 0, 0, 1](s\mathbf{I} - \mathbf{A}_1)^{-1} \mathbf{B}_{12} \end{cases} \quad (54)$$

$$\text{Mode2} \begin{cases} G_{vd2}(s) = \left. \frac{\hat{v}_{C2}(s)}{\hat{d}(s)} \right|_{\hat{v}_{in}(s)=0} = [0, 0, 0, 1](s\mathbf{I} - \mathbf{A}_2)^{-1} \mathbf{B}_{21} \\ G_{vv2}(s) = \left. \frac{\hat{v}_{C2}(s)}{\hat{v}_{in}(s)} \right|_{\hat{d}(s)=0} = [0, 0, 0, 1](s\mathbf{I} - \mathbf{A}_2)^{-1} \mathbf{B}_{22} \end{cases} \quad (55)$$




Fig. 8. PSpice simulations of the proposed converter (from top to bottom,  $i_{L1}$ ,  $i_{L2}$ ,  $v_o$ ,  $v_{C1}$ , and  $v_g$ ). (a) Step-up state in mode 1. (b) Step-down state in mode 2. (c) Step-up state in mode 2.

## VI. COMPARISONS WITH OTHER CONVERTERS

### A. Model 1 (Step-Up Mode)

Table III gives comparisons among the traditional boost converter, the N-O self-lift Luo converter [18], the N-O KY boost converter [19], and the proposed N-O converter in mode 1 (step-up mode).




Fig. 9. Bode plot comparisons of the proposed converter (blue solid line: theoretical calculations from derived model; red dashed line: PSIM simulations). (a) Step-up state in mode 1. (b) Step-down state in mode 2. (c) Step-up state in mode 2.

Fig. 10 shows the voltage gains of the traditional boost converter, the N-O self-lift Luo converter, the N-O KY boost converter, and the proposed N-O converter in mode 1 (step-up mode). One can see that the gain of the proposed N-O converter in mode 1 is the largest, and the gain is symmetrical with  $D = 0.5$ . The lowest voltage gain is 3 when  $D = 0.5$ .

TABLE III  
COMPARISONS AMONG DIFFERENT CONVERTERS (MODE 1: STEP UP)

Topology		Traditional boost converter	N-O self-lift Luo converter	N-O KY boost converter	N-O proposed converter in mode 1
Number of	Switches	1	1	1	2
	Diodes	1	2	2	2
	Inductors	1	2	1	2
	Capacitors	1	3	2	2
Number of elements		4	8	6	8
Voltage gain ( $ V_o/V_{in} $ )		$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1-D+D^2}{D(1-D)}$
Duty cycle ( $D=f(G)$ )		$1-\frac{1}{G}$	$1-\frac{1}{G}$	$1-\frac{1}{G}$	$\frac{(G+1)\pm\sqrt{(G+1)(G-3)}}{2(G+1)}$
Voltage stress of switches ( $V_s/V_{in}$ )	$S_1$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$
	$S_2$	/	/	/	$\frac{1}{D(1-D)}$
Voltage stress of diodes ( $V_D/V_{in}$ )	$D_1$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$
	$D_2$	/	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{D(1-D)}$
Voltage stress of capacitors ( $V_C/V_{in}$ )	$C_1$	$\frac{1}{1-D}$	1	$\frac{1}{1-D}$	$\frac{1}{1-D}$
	$C_2$	/	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1-D+D^2}{D(1-D)}$
	$C_3$	/	$\frac{1}{1-D}$	/	/
Current stress of switches ( $I_s/I_o$ )	$S_1$	$\frac{D}{1-D}$	Current spike	Current spike	$\frac{1}{1-D}$
	$S_2$	/	/	/	$\frac{1-D}{D}$
Current stress of diodes ( $I_D/I_o$ )	$D_1$	1	Current spike	1	$\frac{1}{D}$
	$D_2$	/	1	Current spike	1
Current stress of inductors ( $I_L/I_o$ )	$L_1$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{D(1-D)}$
	$L_2$	/	1	/	$\frac{1}{D}$
Order number of small signal models		2	5	3	4




Fig. 10. Voltage gains of different boost converters.

The switching device power (SDP) rating as the product of the voltage stress  $V_{si}$  and the average current stress  $I_{si}$  is introduced as a cost indicator for the power device. The total SDP, expressed as  $SDP_{sum} = \sum_{i=1}^N V_{si} \cdot I_{si}$ , where  $N$  is the number of power device used, can be a rough cost estimation of the converter




Fig. 11. SDP comparisons of different boost converters.

system, and, furthermore, it is also an indicator of the thermal requirements and conversion efficiency [21], [22].

Fig. 11 shows the SDP comparisons of the traditional boost converter and the proposed N-O converter in mode 1. One can see that for the proposed N-O converter in mode 1, the SDP is a little larger than that of the traditional boost converter, and,

TABLE IV  
COMPARISONS AMONG DIFFERENT CONVERTERS (MODE 2: STEP UP/STEP DOWN)

Topology		N-O single switch quadratic buck-boost converter [20]	Transformerless quadratic buck-boost converter [10]	N-O hybrid buck-boost converter [6]	Proposed N-O converter in mode 2
Number of	Switches	1	2	1	2
	Diodes	3	2	4	2
	Inductors	2	2	2	2
	Capacitors	2	2	1	2
Number of elements		8	8	8	8
Voltage gain ( $G= V_o/V_{in} $ )		$\frac{D(2-D)}{(1-D)^2}$	$\frac{D^2}{(1-D)^2}$	$\frac{2D}{1-D}$	$\frac{D(2-D)}{(1-D)^2}$
Duty cycle( $f(G)$ )		$1-\frac{1}{\sqrt{G+1}}$	$\frac{\sqrt{G}}{1+\sqrt{G}}$	$\frac{G}{2+G}$	$1-\frac{1}{\sqrt{G+1}}$
Voltage stress of switches ( $V_s/V_{in}$ )	$S_1$	$\frac{1}{(1-D)^2}$	$\frac{1}{1-D}$	$\frac{1+D}{1-D}$	$\frac{1}{1-D}$
	$S_2$	/	$\frac{D}{(1-D)^2}$	/	$\frac{1}{(1-D)^2}$
Voltage stress of diodes ( $V_D/V_{in}$ )	$D_1$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{D}{1-D}$	$\frac{1}{1-D}$
	$D_2$	$\frac{D}{(1-D)^2}$	$\frac{D}{(1-D)^2}$	$\frac{D}{1-D}$	$\frac{1}{(1-D)^2}$
	$D_3$	$\frac{1}{(1-D)^2}$	/	1	/
	$D_4$	/	/	$\frac{1+D}{1-D}$	/
Voltage stress of capacitors ( $V_C/V_{in}$ )	$C_1$	$\frac{D}{1-D}$	$\frac{D}{1-D}$	$\frac{2D}{1-D}$	$\frac{1}{1-D}$
	$C_2$	$\frac{D(2-D)}{(1-D)^2}$	$\frac{D^2}{(1-D)^2}$	/	$\frac{D(2-D)}{(1-D)^2}$
Current stress of switches ( $I_s/I_o$ )	$S_1$	$\frac{D(2-D)}{(1-D)^2}$	$\frac{D^2}{(1-D)^2}$	$\frac{2D}{1-D}$	$\frac{D}{(1-D)^2}$
	$S_2$	/	$\frac{D}{1-D}$	/	$\frac{D}{1-D}$
Current stress of diodes ( $I_D/I_o$ )	$D_1$	$\frac{1}{1-D}$	$\frac{D}{1-D}$	$\frac{D}{1-D}$	$\frac{1}{1-D}$
	$D_2$	$\frac{D}{(1-D)^2}$	1	$\frac{D}{1-D}$	1
	$D_3$	1	/	1	/
	$D_4$	/	/	1	/
Current stress of inductors ( $I_L/I_o$ )	$L_1$	$\frac{1}{1-D}$	$\frac{2D-1}{(1-D)^2}$	$\frac{1}{1-D}$	$\frac{1}{(1-D)^2}$
	$L_2$	$\frac{1}{(1-D)^2}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$	$\frac{1}{1-D}$
Order number of small-signal model		4	4	3	4

with the same voltage gain, the SDPs are the same under the two corresponding duty cycles.

For the N-O self-lift Luo converter and the N-O KY boost converter, abrupt voltage changes occur for the capacitors, and a very large current spike will flow through the power switch and power diode. Consequently, the SDP cannot be calculated precisely.

### B. Mode 2 (Step-Up/Step-Down Mode)

Table IV gives comparisons among the N-O single switch quadratic buck-boost converter in [20], the transformerless quadratic buck-boost converter in [10], the N-O hybrid buck-boost converter in [6], and the proposed N-O converter in mode 2 (step-up/step-down mode).




Fig. 12. Voltage gains of different buck-boost converters.

Fig. 12 shows the voltage gains of the N-O single switch quadratic buck-boost converter, the transformerless quadratic




Fig. 13. SDP comparisons of different buck-boost converters.




Fig. 14. Efficiency comparisons of different buck-boost converters. (a) Efficiency in step-down state. (b) Efficiency in step-up state.

buck-boost converter, the N-O hybrid buck-boost converter, and the proposed N-O converter in mode 2 (step-up/step-down mode). One can see that the gain of the proposed N-O converter in mode 2 is larger than that of the transformerless quadratic buck-boost converter and the N-O hybrid buck-boost converter and is equal to the gain of the N-O single switch quadratic buck-boost converter.

Fig. 13 shows the SDP comparisons of the N-O single switch quadratic buck-boost converter, the transformerless quadratic buck-boost converter, the N-O hybrid buck-boost converter, and the proposed N-O converter in mode 2. One can see that for the proposed N-O converter in mode 2, the SDP is the smallest one among these four converters under the same voltage gain.

Fig. 14 shows the efficiency comparisons of different buck-boost converters in PSpice simulation based on the same circuit condition, same ripple, and same semiconductor device




Fig. 15. Input current comparisons of different buck-boost converters. (a) Input current in step-down state. (b) Input current in step-up state.

selection. It is found that in step-down state, the efficiency of the proposed N-O converter in mode 2's is a little lower than that of the transformerless quadratic buck-boost converter, and it is higher than the other two converters'. In step-up state, the efficiency of the proposed N-O converter in mode 2's is always higher than that of the N-O single-switch quadratic buck-boost converter, the transformerless quadratic buck-boost converter, and the N-O hybrid buck-boost converter.

Fig. 15 shows the input current comparisons of different buck-boost converters. It is found that the peak-to-peak value of input current of the proposed N-O converter in mode 2 is lowest.

Fig. 16 gives the FFT analysis of input current among different buck-boost converters. One can see that except the second-order and third-order switching frequency components in step-down state, the switching frequency components of input current of the proposed N-O converter in mode 2 are lowest.

## VII. EFFICIENCY ANALYSIS AND NONIDEAL CONVERSION RATIO ANALYSIS

In general, the power losses of dc-dc converter mainly contain four parts: power switch loss, diode loss, inductor loss, and capacitor loss [23].




Fig. 16. FFT analysis of input current among different buck-boost converters. (a) Step-down state. (b) Step-up state.




Fig. 17. Equivalent circuit of the proposed converter considering the parasitic elements.

We suppose that  $R_{S1}$  and  $R_{S2}$  are the power switches  $S_1$  and  $S_2$  (MOSFET) on resistances,  $V_{F1}$  and  $V_{F2}$  are the power diodes' ( $D_1$  and  $D_2$ ) threshold voltages,  $R_{L1}$ ,  $R_{L2}$ ,  $R_{C1}$ , and  $R_{C2}$  are the equivalent series resistances (ESRs) of  $L_1$ ,  $L_2$ ,  $C_1$ , and  $C_2$ , respectively, and the voltage and current ripples across the capacitors and the inductors are neglected.

#### A. Power Loss Analysis of Power Switch

The power losses of power switch (MOSFET) mainly contain switching loss, conduction loss, and driving loss, which are




Fig. 18. Absolute value of voltage gain  $G$  considering the parasitic elements. (a) Mode 1. (b) Mode 2.

calculated as follows according to [23]:

$$\begin{aligned}
 P_{S(\text{switching})} &= \sum_{i=1}^2 (P_{S_{i,\text{cross\_turnon}}} \\
 &\quad + P_{S_{i,\text{cross\_turnoff}}} + P_{S_{i,\text{C}_{\text{oss}}}}) \\
 &= \sum_{i=1}^2 \left( \frac{1}{2} I_{S_i} V_{S_i} t_{S_{i,\text{cross\_on}}} f \right. \\
 &\quad \left. + \frac{1}{2} I_{S_i} V_{S_i} t_{S_{i,\text{cross\_off}}} f + \frac{1}{2} C_{S_{i,\text{oss}}} V_{S_i}^2 f \right) \quad (66)
 \end{aligned}$$

$$P_{S(\text{conduction})} = \sum_{i=1}^2 I_{S_i(\text{rms})}^2 R_{S_i} \quad (67)$$

$$P_{S(\text{drive})} = \sum_{i=1}^2 V_{S_i,\text{drive}} Q_{S_i-g} f. \quad (68)$$

Obviously, the switching loss of power switch is related to the turn-ON cross time, turn-OFF cross time, the voltage stress on the power switch, the averaged current through it, switching frequency, and the output capacitor of the switch. The conduction




Fig. 19. Experimental waveforms of the proposed converter in step-up state in mode 1 (time:  $20 \mu\text{s}/\text{div}$ ). (a)  $i_{L1}$  (1 A/div),  $i_{L2}$  (1 A/div), and  $v_{g1}$  (10 V/div). (b)  $v_o$  (50 V/div),  $v_{C1}$  (25 V/div), and  $v_{g1}$  (10 V/div). (c)  $i_{s1}$  (2.5 A/div),  $v_{s1}$  (25 V/div), and  $\bar{v}_g$  (10 V/div). (d)  $i_{s2}$  (2.5 A/div),  $v_{s2}$  (100 V/div), and  $\bar{v}_g$  (10 V/div).




Fig. 20. Experimental waveforms of the proposed converter in step-down state in mode 2 (time:  $20 \mu\text{s}/\text{div}$ ). (a)  $i_{L1}$  (500 mA/div),  $i_{L2}$  (500 mA/div), and  $v_{g1}$  (10 V/div). (b)  $v_o$  (10 V/div),  $v_{C1}$  (25 V/div), and  $v_{g1}$  (10 V/div). (c)  $i_{s1}$  (1 A/div),  $v_{s1}$  (25 V/div), and  $v_g$  (10 V/div). (d)  $i_{s2}$  (1 A/div),  $v_{s2}$  (50 V/div), and  $v_g$  (10 V/div).




Fig. 21. Experimental waveforms of the proposed converter in step-up state in mode 2 (time: 20  $\mu$ s/div). (a)  $i_{L1}$  (1 A/div),  $i_{L2}$  (1 A/div), and  $v_{g1}$  (10 V/div). (b)  $v_o$  (20 V/div),  $v_{C1}$  (25 V/div), and  $v_{g1}$  (10 V/div). (c)  $i_{s1}$  (2.5 A/div),  $v_{s1}$  (25 V/div), and  $v_g$  (10 V/div). (d)  $i_{s2}$  (1 A/div),  $v_{s2}$  (50 V/div), and  $v_g$  (10 V/div).

loss of power switch is related to the averaged current through it and the on resistance. The driving loss of power switch is related to drive voltage, gate charge, and the switching frequency.

The total power losses of power switch are the summation of the above three parts

$$P_S = P_{S(\text{switching})} + P_{S(\text{conduction})} + P_{S(\text{drive})}. \quad (69)$$

### B. Power Loss Analysis of Diode

The power loss of diode is mainly related to the forward voltage drop and the current through it, and the calculation is

$$P_D = \sum_{i=1}^2 V_{Fi} I_{Di}. \quad (70)$$

### C. Power Loss Analysis of Inductor

The power loss of inductor is mainly the copper loss caused by winding ESR and the core loss caused by eddy current and hysteresis of the magnetic core. The copper losses of inductors are shown as follows

$$P_{L,\text{copper}} = \sum_{i=1}^2 I_{Li(\text{rms})}^2 R_{Li}. \quad (71)$$

The core loss calculation is based on the Steinmetz formula in engineering application shown as

$$P_{L,\text{Core}} = \sum_{i=1}^2 l_{ei} A_{ei} (C_m i f^{\alpha_i} B_i^{\beta_i}) \quad (72)$$

where  $C_m$ ,  $\alpha$ , and  $\beta$  are experiential parameters derived from fitting curve of the magnetic core date sheet,  $B$  is defined as half of the ac-flux swing,  $l_e$  is the length of the magnetic path, and  $A_e$  is the cross section of the core.

Hence, the total power losses of inductors are as follows

$$P_L = P_{L,\text{copper}} + P_{L,\text{Core}}. \quad (73)$$

### D. Power Loss Analysis of Capacitor

The capacitors losses are

$$P_C = \sum_{i=1}^2 I_{Ci(\text{rms})}^2 R_{Ci}. \quad (74)$$

### E. Efficiency Calculation

Accordingly, the efficiency can be calculated and its result is

$$\eta = \frac{P_o}{P_o + P_L + P_S + P_D + P_C}. \quad (75)$$

### F. Nonideal Conversion Ratio Analysis

Considering the parasitic elements, the equivalent circuit of the proposed converter is shown in Fig. 17.

In two modes, when the power switch  $S_1$  is turned ON, the voltages across the inductors are eq. (76) is shown at the bottom of the next page.




Fig. 22. Efficiency of calculation, PSpice simulation, and experimental measurement of the proposed converter versus output current. (a) Step-up state in mode 1. (b) Step-down state in mode 2. (c) Step-up state in mode 2.

When the power switch  $S_1$  is turned OFF, the voltages across the inductors are (77) is shown at the bottom of the next page.

According to the volt-second balance principle of inductors, the average output voltage in mode 1 considering the parasitic elements can be obtained as follows: (78) is shown at the bottom of the next page.

Similarly, the voltage gain  $G$  in mode 2 considering the parasitic resistances and forward voltage drops of diodes is shown

$$M1 - S1 \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} - i_{L1}(R_{S1} + R_{L1}) \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - i_{L2}(R_{C1} + R_{L2} + R_{F2}) - V_{F2} - v_{in} - v_o \\ C_1 \frac{dv_{C1}}{dt} = -i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} - \frac{v_o}{R} \end{cases} \quad M2 - S1 \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} - i_{L1}(R_{S1} + R_{L1}) \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - i_{L2}(R_{C1} + R_{L2} + R_{S2}) \\ C_1 \frac{dv_{C1}}{dt} = -i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = -\frac{v_o}{R} \end{cases} \quad (76)$$




Fig. 23. Control block diagram of the proposed converter with dual working modes.




Fig. 24. Dynamic response with load current changing from 50% to 100% of the proposed converter in mode 1 (time: 5 ms/div),  $i_{L1}$  (2 A/div),  $i_{L2}$  (2 A/div), and  $v_o$  (50 V/div).

in the following equation: (79) is shown at the bottom of the next page.

The absolute values of the voltage gain  $G$  in two modes considering the parasitic resistances and forward voltage drops of diodes are depicted in Fig. 18. From Fig. 18, it can be seen that the voltage conversion ratio is influenced by parasitic elements.

## VIII. EXPERIMENTAL DETAILS

The system parameters in the experiment were the same as those in the simulation.  $v_g$  and  $\bar{v}_g$  are outputs of driving chip, and  $v_{g1}$  is the output of excitation transformer, we can see that there is a little difference between  $v_g$  and  $v_{g1}$ , which is good to drive the switch.

Fig. 19 shows the experimental waveforms for the inductor currents  $i_{L1}$  and  $i_{L2}$ , output voltage  $v_o$ , capacitor voltage




Fig. 25. Dynamic response with load current from 50% to 100% of the proposed converter in mode 2 (time: 2 ms/div). (a) Step-down state,  $i_{L1}$  (1 A/div),  $i_{L2}$  (1 A/div), and  $v_o$  (10 V/div). (b) Step-up state,  $i_{L1}$  (2 A/div),  $i_{L2}$  (2 A/div), and  $v_o$  (20 V/div).

$v_{C1}$ , driving signal, and voltages and currents of the two power switches for the proposed converter in step-up state in mode 1, while Figs. 20 and 21 show them in step-down state and in step-up state in mode 2, respectively.

It can be observed that the circuit experiments are in good agreement with the PSpice simulations. Figs. 19–21 of comparisons between waveforms of  $i_{L1}$ ,  $i_{L2}$ ,  $v_o$ , and  $v_{C1}$  in simulation and experiment demonstrate that the proposed converter is usable from an engineering standpoint.

From Fig. 22, it is obvious that the efficiencies of the proposed converter in step-up state in modes 1 and 2 are higher than that of the converter in step-down state in mode 2. The highest efficiency can be reached 93.0% in experimental measurement.

When considering the transient response, the whole circuit should be in closed-loop control. The control block diagram is shown in Fig. 23.

The dynamic response of the proposed converter with voltage mode control under the output load current changing from 50% to 100% of the rated value in two modes is presented in Figs. 24 and 25. From these figures, it is clear that the proposed converter has a good dynamic response.

## IX. CONCLUSION

An N-O high quadratic conversion ratio dc–dc converter with dual working modes is proposed in this paper.

Through analysis, comparisons, simulation, and experimental results, the following is proved.

- 1) The proposed converter is flexible and capable of working in step-up mode or step-up/step-down mode depending on the external requirements.
- 2) The proposed converter has a higher N-O voltage gain in mode 1 compared with the boost converter and the other two N-O boost converters.
- 3) The voltage gain of the proposed converter in mode 2 is greater than or equal to the other three buck–boost converters. Moreover, under the same voltage gain, the proposed converter in mode 2 has the lowest SDP.
- 4) The efficiency of the proposed converter in step-up state in mode 2 is highest among those comparative converters’

$$\begin{aligned}
 M1 - S2 \quad & \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} - v_{C1} - i_{L1}(R_{F1} + R_{L1}) - (i_{L1} - i_{L2})R_{C1} - V_{F1} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - i_{L2}(R_{L2} + R_{S2}) + (i_{L1} - i_{L2})R_{C1} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} - i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = -\frac{v_o}{R} \end{cases} \\
 M2 - S2 \quad & \begin{cases} L_1 \frac{di_{L1}}{dt} = v_{in} - v_{C1} - i_{L1}(R_{F1} + R_{L1}) - (i_{L1} - i_{L2})R_{C1} - V_{F1} \\ L_2 \frac{di_{L2}}{dt} = v_{C1} - i_{L2}(R_{L2} + R_{F2}) - V_{F2} - v_{in} - v_o + (i_{L1} - i_{L2})R_{C1} \\ C_1 \frac{dv_{C1}}{dt} = i_{L1} - i_{L2} \\ C_2 \frac{dv_{C2}}{dt} = i_{L2} - \frac{v_o}{R} \end{cases} \quad (77)
 \end{aligned}$$

$$V_o = \frac{(1-D)D[V_{in} - (1-D)V_{F1}] - (1-D)^2 D^2 (V_{in} + V_{F2})}{(1-D)^2 D^2 + \frac{R_{L1}}{R} + (1-D)^2 \frac{R_{L2}}{R} + D \frac{R_{S1}}{R} + (1-D)^3 \frac{R_{S2}}{R} + (1-D) \frac{R_{F1}}{R} + (1-D)^2 D \frac{R_{F2}}{R} + D(1-D) \frac{R_{C1}}{R}} \quad (78)$$

$$V_o = \frac{(1-D)^2 V_{in} - (1-D)^4 V_{in} - (1-D)^3 V_{F1} - (1-D)^4 V_{F2}}{(1-D)^4 + \frac{R_{L1}}{R} + (1-D)^2 \frac{R_{L2}}{R} + D \frac{R_{S1}}{R} + (1-D)^2 D \frac{R_{S2}}{R} + (1-D) \frac{R_{F1}}{R} + (1-D)^3 \frac{R_{F2}}{R} + (1-D) D \frac{R_{C1}}{R}} \quad (79)$$

in PSpice simulation, and the highest efficiency can be reached 93.0% in experimental measurement.

- 5) The peak-to-peak value of input current of the proposed converter in mode 2 is lowest, and the switching frequency components of input current of the proposed converter in mode 2 are lowest among those comparative converters' in PSpice FFT analysis, which means a small volume input filter is needed.
- 6) The proposed converter has good dynamic response with load current changing from 50% to 100% of rated value based on the same set of hardware settings in two modes.
- 7) The simulation results based on PSpice and the circuit experiments verify that the proposed converter is usable in engineering applications.

## REFERENCES

- [1] C. T. Pan, C. F. Chuang, and C. C. Chu, "A novel transformer-less adaptable voltage quadrupler DC converter with low switch voltage stress," *IEEE Trans. Power Electron.*, vol. 29, no. 9, pp. 4787–4796, Sep. 2014.
- [2] K. C. Tseng, C. A. Cheng, and C. T. Chen, "High step-up interleaved boost converter for distributed generation using renewable and alternative power sources," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 2, pp. 713–722, Jun. 2017.
- [3] P. Saadat and K. Abbaszadeh, "A single-switch high step-up DC–DC converter based on quadratic boost," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7733–7742, Dec. 2016.
- [4] L. H. S. C. Barreto, P. P. Praca, D. S. Oliveira, and R. N. A. L. Silva, "High-voltage gain boost converter based on three-state commutation cell for battery charging using PV panels in a single conversion stage," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 150–158, Jan. 2014.
- [5] J. L. Ramos, R. M. Varona, M. G. O. Lopez, L. H. D. Saldierna, and D. L. Cordoba, "Control strategy of a quadratic boost converter with voltage multiplier cell for high-voltage gain," *IEEE Trans. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 4, pp. 1761–1770, Dec. 2017.
- [6] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid DC–DC PWM converters," *IEEE Trans. Circuits Syst. I. Reg. Papers*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [7] D. Maksimovic and S. Cuk, "Switching converters with wide DC conversion range," *IEEE Trans. Power Electron.*, vol. 6, no. 1, pp. 151–157, Jan. 1991.
- [8] N. Zhang, G. D. Zhang, K. W. See, and B. Zhang, "A single-switch quadratic buck–boost converter with continuous input port current and continuous output port current," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4157–4166, May 2018.
- [9] A. A. Fardoun and E. H. Ismail, "Ultra step-up DC–DC converters with reduced switch stress," *IEEE Trans. Ind. Appl.*, vol. 46, no. 5, pp. 2025–2034, Oct. 2010.
- [10] S. Miao, F. Q. Wang, and X. K. Ma, "A new transformerless buck–boost converter with positive output voltage," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2965–2975, May 2016.
- [11] Y. P. B. Yeung, K. W. E. Cheng, S. L. Ho, K. K. Law, and D. Sutanto, "Unified analysis of switched-capacitor resonant converters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 4, pp. 864–873, Aug. 2004.
- [12] Y. Tang, T. Wang, and Y. H. He, "A switched-capacitor-based active-network converter with high voltage gain," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2959–2968, Jun. 2014.
- [13] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a switched-capacitor circuit," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 8, pp. 1098–1102, Aug. 2003.
- [14] S. M. Ding and F. Q. Wang, "A new negative output buck–boost converter with wide conversion ratio," *IEEE Trans. Ind. Electron.*, vol. 64, no. 12, pp. 9322–9333, Dec. 2017.
- [15] F. Forattini and L. Giardino, "Power conditioning for ESRO's 11 GHz travelling wave tube," in *Proc. IEEE Power Electron. Spec. Conf.*, 1973, pp. 256–256.
- [16] T. K. Phelps and G. I. Cardwell, "A lightweight high efficiency family of power conditioners for space TWTs," in *Proc. Int. Vac. Electron. Conf.*, 2000, pp. 14.1–14.2.
- [17] N. V. Bijeve et al., "Design and realization challenges of power supplies for space TWT," in *Proc. IEEE Int. Vac. Electron. Conf.*, 2011, pp. 431–432.
- [18] F. L. Luo, "Negative output Luo converters: Voltage lift technique," *IEEE Proc. Electr. Power Appl.*, vol. 146, no. 2, pp. 208–224, Mar. 1999.
- [19] K. I. Hwu, Y. H. Chen, and W. C. Tu, "Negative-output KY boost converter," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jul. 2009, pp. 272–274.
- [20] A. Mostaan1, S. A. Gorji, M. N. Soltani, and M. Ektesabi, "A novel single switch transformerless quadratic DC/DC buck-boost converter," in *Proc. 19th Eur. Conf. Power Electron. Appl.*, 2017, pp. 1–6.
- [21] M. Shen, J. Wang, and F. Z. Peng, "Comparison of traditional inverters and Z-source inverter for fuel cell vehicles," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1453–1463, Jul. 2007.
- [22] Y. Zhang, J. J. Liu, X. L. Ma, and J. J. Feng, "Comparison of conventional DC-DC converter and a family of diode-assisted DC-DC converter in renewable energy applications," *J. Power Electron.*, vol. 14, no. 2, pp. 203–216, Mar. 2014.
- [23] S. Maniktala, *Switching Power Supplies A to Z*. New York, NY, USA: Elsevier, 2006.



**Jing Li** was born in Lanzhou, GanSu Province, China. She received the B.S. and M.S. degrees in electrical engineering from Xi'an Jiaotong University, Xi'an, China, in 2005 and 2008, respectively, where she is currently working toward the Ph.D. degree in electrical engineering.

She is with Xi'an Institute of Space Radio Technology, Xi'an.



**Jinjun Liu** (M'97–SM'10) received the B.S. and Ph.D. degrees in electrical engineering from Xi'an Jiaotong University (XJTU), Xi'an, China, in 1992 and 1997, respectively.

He then joined the School of Electrical Engineering, XJTU, as a Faculty. From late 1999 to early 2002, he was with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, as a Visiting Scholar. In late 2002, he was promoted to a Full Professor and then the Head of the Power Electronics and Renewable

Energy Center, XJTU, which currently comprises 16 faculty members and around 100 graduate students, and carries one of the leading power electronics programs in China. From 2005 to early 2010, he was an Associate Dean with the Electrical Engineering School, XJTU, and from 2009 to early 2015, he was the Dean for Undergraduate Education of XJTU. He is currently a Distinguished Professor of power electronics with XJTU sponsored by Chang Jiang Scholars Program of Chinese Ministry of Education. He coauthored three books (including one textbook), published more than 300 technical papers in peer-reviewed journals and conference proceedings, holds 42 invention patents (China/U.S.), and delivered for many times plenary keynote speeches at comprehensive IEEE conferences or China national conferences in power electronics area. His research interests include power quality control and utility applications of power electronics, microgrids for sustainable energy and distributed generation, and more/all electronic power systems.

Dr. Liu has served as the IEEE Power Electronics Society Region 10 Liaison and then China Liaison for ten years, an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS for ten years, and from starting 2015, the Vice President for membership of the IEEE PELS. He is on the Board of China Electrotechnical Society and was elected as the Vice President of the CES Power Electronics Society in 2013. Since 2013, he has been the Vice President for International Affairs, China Power Supply Society (CPSS), and since 2016, he has been the inaugural Editor-in-Chief of the *CPSS Transactions on Power Electronics and Applications*. Since 2013, he has been the Vice Chair of the Chinese National Steering Committee for College Electric Power Engineering Programs. He received for seven time's governmental awards at national level or provincial/ministerial level for scientific research achievements or academic/teaching career achievements. He also received the Delta Scholar Award in 2006, the Chang Jiang Scholar Award in 2014, the Outstanding Sci-Tech Worker of the Nation Award in 2014, and the IEEE TRANSACTIONS ON POWER ELECTRONICS Prize Paper Award in 2016.