

Constant ON/OFF-Time Hybrid Modulation in Digital Current-Mode Control Using Event-Based Sampling

K. Hariharan , Santanu Kapat , *Member, IEEE*, and Siddhartha Mukhopadhyay

Abstract—Ripple-based constant ON-time and OFF-time control techniques can achieve fast step-down and step-up transient performance along with an improved light-load efficiency. However, they suffer from varying switching frequency at the steady state and often require a phase-locked loop for frequency regulation. This paper proposes a constant ON/OFF-time hybrid modulation technique in a digitally current-mode controlled synchronous buck converter. The proposed technique considers an event-based sampling mechanism using one sample per switching cycle, which makes it useful for high-frequency implementation. This requires a monoshot timer and a digital voltage controller $G_c(z)$. The proposed technique can be configured to a constant ON-time or OFF-time modulator with seamless transition because of sharing $G_c(z)$; thus, improved step-up/down transient performance can be retained. Furthermore, a discrete-time framework is proposed for fast-scale stability analysis, and the effects of finite sampling and practical parasitics are discussed. Discrete-time small-signal models are derived for the direct digital control design with enhanced stability and performance. A frequency adaptation method is discussed to customize the switching frequency in real time. A buck converter prototype is tested, and the usefulness of the proposed modulation technique is verified experimentally.

Index Terms—Antiwindup, constant ON-time, current-mode digital control, event-based sampling, OFF-time, robust stability.

I. INTRODUCTION

RIPPLE-BASED constant ON/OFF-time control techniques find widespread applications in dc–dc converters [2]–[14], as they offer fast transient response and an improved light-load efficiency [2]–[6]. They often utilize inherent ripple parameters of a practical dc–dc converter [5]. There are primarily two types of modulators: constant ON-time and constant OFF-time modulators. In addition to the voltage regulator loop, they generally require a ramp compensation, which can be the output voltage ripple [dominated by the effective series resistance (ESR)] [5], the inductor current ripple [10], an estimated current ripple

Manuscript received July 15, 2017; revised January 4, 2018 and March 17, 2018; accepted June 6, 2018. Date of publication June 20, 2018; date of current version February 20, 2019. This work was carried out at the Embedded Power Management Laboratory, Indian Institute of Technology Kharagpur, India. A preliminary version of this paper was presented at the IEEE Applied Power Electronics Conference and Exposition, Long Beach, CA, USA, Mar. 2016 [1]. Recommended for publication by Associate Editor J. A. Oliver. (*Corresponding author: Santanu Kapat.*)

The authors are with the Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur 721302, India (e-mail:




Fig. 1. Schematic of a mixed-signal current-mode synchronous buck converter using the proposed ON/OFF-time hybrid modulation technique; i_L , v_o , and v_{ref} indicate the inductor current, output voltage, and reference voltage, respectively.

- 2) To establish fast-scale stability.
- 3) To derive a discrete-time small-signal model for the direct digital control design.
- 4) To develop a hybrid modulation technique for fast step-up/down transient performance using a single monoshot timer and a single voltage controller with seamless transition.
- 5) To develop a direct frequency adaptation method using a TDC for real-time frequency programming.

This paper proposes a digital current-mode architecture with constant ON/OFF-time hybrid modulation. A buck converter prototype is tested, and the benefits of the proposed control are verified experimentally.

This paper is organized as follows. Section II introduces an event-based constant ON/OFF-time hybrid modulation technique in digital current-mode control (CMC). A discrete-time framework is proposed, and stability analysis is carried out in Section III. The design methods are discussed in Section IV. Section V presents hardware implementation of a synchronous buck converter. Section VI concludes this paper.

II. PROPOSED CONSTANT ON/OFF-TIME HYBRID MODULATION IN DIGITAL CMC

Primary objectives here are to develop: 1) event-based sampling mechanisms for both constant ON-time and OFF-time digital modulators for sampling the output voltage once per switching cycle and 2) a hybrid modulation technique to retain fast step-up/down transient performance. A discrete-time framework is developed in the subsequent section for stability analysis and the digital voltage controller design.

A. Digital Current-Mode Constant ON/OFF-Time Modulation

Fig. 1 shows the schematic of the proposed mixed-signal current-mode constant ON/OFF-time hybrid modulation technique in a synchronous buck converter, in which the outer voltage loop is kept in the digital domain and the inner current loop is in the analog domain. The overall schematic consists of three primary blocks, which are discussed later in detail:

- 1) “constant ON/OFF-time hybrid modulator” block;
- 2) “time-to-digital converter and timer adaptation” block;
- 3) “mode selection” block.




Fig. 2. Control waveforms under the proposed (a) constant ON-time modulation and (b) constant OFF-time modulation.

An analog-to-digital converter (ADC) is used to sample the output voltage v_o using an event-based sampling clock F_{vs} , which takes the falling (or rising) edge of the gate signal u_g under constant ON-time (or constant OFF-time) modulation. If the output of the “mode selection” block $F_{con} = 0$, the constant ON-time modulation is enabled; otherwise, the constant OFF-time modulation is enabled. The sampled voltage $v_o[n]$ is subtracted from the reference voltage v_{ref} to generate the error voltage v_e , and the digital voltage controller $G_c(z)$ computes at the same rate using F_{vs} . An optional ramp v_R may be considered with the controller output $v_c[n]$, and the final output is converted into an equivalent analog voltage v_A using a digital-to-analog converter (DAC), as shown in Fig. 1. The DAC output is directly compared with the sensed inductor current using a high-speed analog comparator. The comparator output u_c is used to generate the controllable gate signal u_g by the “constant ON/OFF-time hybrid modulator” block; thereafter, a half-bridge gate driver circuit generates the respective gate signals for the high- and low-side MOSFETs of the synchronous buck converter.

Fig. 2 demonstrates the key control waveforms using the constant ON-time as well as constant OFF-time modulators using the proposed event-based sampling mechanisms. For the former, the output voltage is sampled at the falling edge of the gate signal u_g ; thereafter, the high-side MOSFET is turned OFF after a finite delay τ_{don} , as shown in Fig. 2(a). In a practical converter, τ_{don} is due to sampling, comparator, and driver delays, which helps to capture clean (output) voltage samples without being affected by switching noises. While a small delay τ_{don} is practically recommended, it is important to investigate how the choice of τ_{don} affects the output voltage regulation and fast-scale stability. The former can be intuitively perceived by looking at the




Fig. 3. Schematic of the proposed constant ON/OFF-time hybrid modulation.

output voltage waveform in Fig. 2(a). This indicates that for a suitable choice of τ_{don} , the sampling point can be made close to the average output voltage, which is indeed helpful to make the (output) voltage regulation more or less insensitive to load current and input voltage variations. Thus, the proposed constant ON-time modulation can overcome the voltage regulation problem, which persists in existing constant ON-time modulation techniques [2]. The effect of τ_{don} on stability is analyzed in the subsequent section. Similarly, for the constant OFF-time modulator, the output voltage is sampled at the rising edge of u_g , after which the high-side switch turns ON after a finite delay τ_{doff} , as shown in Fig. 2(b).

B. Automated Constant ON/OFF-Time Mode Selection

A load step-up (or step-down) transient results in an undershoot (or overshoot) in the output voltage. A hysteretic comparator using the error (output) voltage is used as the “mode selection” block, as shown in Fig. 1. Here F_{con} is set to “logic 1” if the error voltage $v_e[n]$ goes above the hysteresis band Δv_H , and the constant OFF-time modulator is enabled. Similarly, $F_{con} = 0$ if $v_e[n] \leq -\Delta v_H$, when the constant ON-time modulator will be enabled. Due to a large output capacitor, the effect of a load step transient gets reflected in the output voltage after a finite time. Thus, this automated logic block may introduce a (transient) detection delay, which would be shown later using test results. This can be overcome by generating F_{con} using direct feedforward information of the load current. Nowadays, for a smart electronic devices such as mobile processors, the load current information and timing are readily available from the PMBus architecture. For light-emitting diode (LED) drivers, such load current information is readily available from the LED dimming signals.

C. Constant ON/OFF-Time Hybrid Modulator

Fig. 3 shows the schematic of the “constant ON/OFF-time hybrid modulator” block in Fig. 1, in which the constant ON-time modulation is enabled if $F_{con} = 0$, else the constant OFF-time modulation is enabled. Here, F_{con} is used as the select line of a digital multiplexer (MUX) of which output is used as the “Enable” signal of a monoshot timer. For $F_{con} = 0$, “Enable” is set to “logic 1” when the comparator output u_c becomes high, as shown in Fig. 3. The timer consisting of a free-running




Fig. 4. Timing diagram of the proposed modulation in Fig. 3.




Fig. 5. Schematic of the time-to-digital converter and timer adaptation for the steady-state frequency regulation.

counter starts counting when “Enable” goes high, and the counter is reset when its output T_{count} equals the desired timing parameter T_d . Upon reset, a trigger signal F_v is generated, which is used as an event-based sampling clock. The comparator output and the output of the RS flip-flop are time multiplexed to generate the controllable gate signal u_g using F_{con} as the select line, as shown in Fig. 3.

During a large-signal transient recovery, the MOSFET may not change its state for a longer duration when the output voltage samples cannot be updated using the event-driven sampling clock F_v . Thus, F_v is used with an external uniform sampling clock F_{ext} to generate an interrupt-driven sampling clock F_{vs} using a digital MUX, as shown in Fig. 3. If the intersample duration T_n exceeds an upper limit T_{max} , F_{ext} is used as the ADC sampling clock; otherwise, F_v is used.

The proposed hybrid modulator uses a single voltage controller $G_c(z)$ and a single monoshot timer, which can be re-configured based on the modulation technique, and its value can be accordingly updated in real time. After identifying a step-down transient, F_{con} is set to “logic 0,” and the constant ON-time modulator is enabled, as shown in Fig. 4. Similarly, the constant OFF-time modulator would be enabled after detecting a step-up transient. Interestingly, an antiwindup mode transition can be inherently achieved because of using a common $G_c(z)$ of which output remains unchanged during a modulator re-configuration. Also, improved step-up/down transient performance can be retained using the proposed hybrid modulator.

D. TDC and Real-Time Timer Adaptation

Fig. 5 shows the “time-to-digital converter and timer adaptation” block of the proposed hybrid modulation scheme in Fig. 1. The TDC uses the rising edges of the event-based sampling clock F_v and generates an equivalent digital code T_n related to

the instantaneous (switching) time period, which is the interval between two subsequent rising edges of F_v . The value of T_n is stored using a register, which gets updated in every switching cycle before resetting the TDC counter. The “constant-time adaptation” block uses T_n and the desired (switching) time period T_{sw} to generate the desired constant time T_d based on the modulator configuration using F_{con} in Fig. 3. For a given operating point in a synchronous buck converter, the effective duty ratio can be assumed to be more or less constant for a wide variation of the steady-state switching frequency, even considering possible power circuit parasitics. Let T_n be the time period related to a predefined ON-time (or OFF-time) T_c using the constant ON-time (or OFF-time) modulator. Then, the desired ON-time (OFF-time) T_d can be calculated as

$$T_d = (T_{sw}/T_n) \times T_c \quad (1)$$

where the desired time period T_{sw} can be either kept constant or programmed for real-time energy optimization [38], [39] as well as improvement in the light-load efficiency [38]. Thus, a fixed-frequency operation can be achieved by adjusting T_d using (1); however, it is difficult to implement a division operation using fixed-point arithmetic. While an iterative Newton–Raphson method can be used, this would require considerable hardware resources. An alternative method is to piecewise linearize the functional form $f(T_n) = T_{sw}/T_n$ in (1), thereafter, multiplying by T_c . Considering a deviation variable ΔT_n as $\Delta T_n = T_{sw} - T_n$, the desired timing parameter T_d can be approximately calculated as

$$\begin{aligned} T_d &= \left[\frac{1}{1 - (\Delta T_n/T_{sw})} \right] \times T_c \\ &\approx \left[1 + \frac{\Delta T_n}{T_{sw}} \right] \times T_c = \left[2 - \frac{T_n}{T_{sw}} \right] \times T_c. \end{aligned} \quad (2)$$

This shows that a division operation in (1) can be replaced by multiplication and addition operations in (2), which can be easily realized using fixed-point arithmetic. This approach is used in this paper. Based on the modulator configuration using F_{con} , T_d can be calculated offline using (2) and be stored in a lookup table for various operating points. Alternatively, a feedback PLL arrangement can be used, and available algorithms can be used to speed up the PLL response time [23].

III. DISCRETE-TIME MODELING AND STABILITY ANALYSIS

A. General Perspective of Discrete-Time Modeling

A synchronous buck converter operates in the continuous conduction mode (CCM). It can take two feasible switch configurations, namely MODE 1 when the high-side switch is ON and MODE 2, otherwise. Referring to the buck converter schematic in Fig. 1, the state-space model of these two modes can be derived as follows:

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -\frac{r_n}{L} & -\frac{1}{L} \\ \frac{1}{C} & 0 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} \frac{u}{L} & \frac{r_c}{L} \\ 0 & -\frac{1}{C} \end{bmatrix} \begin{bmatrix} v_{in} \\ i_o \end{bmatrix} \quad (3)$$




Fig. 6. Control waveforms using the proposed current-mode constant ON-time modulator: τ_{on} is the MOSFET-driver delay and τ_{doff} is the delay due to the MOSFET driver and analog comparator.

where states x_1 and x_2 indicate the respective inductor current i_L and the capacitor voltage v_{cap} , $r_n = r_{on} + r_L$, where r_{on} and r_L are the MOSFET’s ON-resistance and dc series resistance of the inductor, respectively, and r_c is the ESR of the output capacitor. When the control input $u = 1$, the system is said to operate in MODE 1; otherwise, it operates in MODE 2. From the buck converter schematic in Fig. 1, the output voltage v_o can be written as

$$v_o(t) = r_c i_L + v_{cap} - i_o r_c. \quad (4)$$

It is reasonable to assume that i_L varies linearly with time; thus, i_L and v_{cap} can be written using (3) as

$$\begin{aligned} i_L(t) &= i_{int} + \left(m_k - \frac{r_n}{L} i_{int} \right) t \\ v_{cap}(t) &= v_{c,int} + \frac{(i_{int} - i_o)}{C} t + \left(m_k - \frac{r_n}{L} i_{int} \right) \frac{t^2}{2C} \end{aligned} \quad (5)$$

where i_{int} and $v_{c,int}$ are the initial values of i_L and v_{cap} , respectively, and i_o indicates the load current. The slope of the inductor current, m_k , can be written as

$$m_k = \begin{cases} m_1 = (v_{in} - v_o)/L, & \text{during Mode 1} \\ -m_2 = -v_o/L, & \text{during Mode 2.} \end{cases} \quad (6)$$

Referring to Fig. 6, discrete-time models under the proposed scheme can be derived between two subsequent sampling instants. For constant ON-time modulation, the complete discrete-time model during the n th cycle can be derived using the sequence consisting of MODE 1 followed by MODE 2 followed by MODE 1 along with their respective time intervals. For constant OFF-time modulation, the sequence consists of MODE 2 followed by MODE 1 followed by MODE 2.

B. Discrete-Time Modeling Under Constant ON-Time Modulation

Control waveforms under constant ON-time modulation are shown in Fig. 6. During the n th switching cycle, t_n and T_n represent the respective OFF-time and time period, where T_c is the constant ON-time. The delays during ON-to-OFF and OFF-to-ON transitions are τ_{don} and τ_{doff} , respectively, which include delays of the MOSFET, the comparator, and the controller. The control sequence begins with MODE 1, where the output voltage v_o is sampled using the falling edge of the gate signal u_g , however,

before the switch turns OFF, as shown in Fig. 6. Let i_L and v_o at the start of the n th switching cycle be i_n and v_n , and those at the end of the switching cycle be i_{n+1} and v_{n+1} , respectively. Let the intermediate values of $\{i_L, v_o\}$ be $\{i_1, v_1\}$ at the end of MODE 1 and $\{i_2, v_2\}$ at the end of MODE 2, which can be derived using (4)–(6) as

$$\begin{aligned} i_1 &= i_n + \left(m_1 - \frac{r_n}{L} i_n\right) \tau_{\text{don}} \\ v_1 &= v_n + \left(\frac{i_n - i_o}{C}\right) \tau_{\text{don}} + m_{1,n} \times \left(r_c + \frac{\tau_{\text{don}}}{2C}\right) \tau_{\text{don}} \quad (7) \\ i_2 &= i_1 - \left(m_2 + \frac{r_n}{L} i_1\right) (t_n + \tau_{\text{doff}}) \\ v_2 &= v_1 + \left(\frac{i_1 - i_o}{C}\right) (t_n + \tau_{\text{doff}}) \\ &\quad - \left(m_2 + \frac{r_n}{L} i_1\right) \times \left(r_c + \frac{t_n + \tau_{\text{doff}}}{2C}\right) (t_n + \tau_{\text{doff}}) \quad (8) \end{aligned}$$

where $m_{1,n} = m_1 - \frac{r_n}{L} i_n$. Using (4)–(6), the final vector $\{i_{n+1}, v_{n+1}\}$ under the proposed constant ON-time control can be derived as

$$\begin{aligned} i_{n+1} &= i_2 + \left(m_1 - \frac{r_n}{L} i_2\right) T_c \\ v_{n+1} &= v_2 + \left[\left(\frac{i_2 - i_o}{C}\right) + \left(m_1 - \frac{r_n}{L} i_2\right) \left(r_c + \frac{T_c}{2C}\right)\right] T_c. \quad (9) \end{aligned}$$

Assuming load current i_o to be constant, the term $i_1 - i_o$ in (8) can be written as $i_1 - i_o = [m_2 + (r_n/L)i_1](t_n + \tau_{\text{doff}})/2$. This indicates that any perturbation in i_1 is immediately reflected in the instantaneous OFF-time t_n . Thus, the expression of i_{n+1} and v_{n+1} in (9) can be further simplified using (7) and (8) as

$$\begin{aligned} i_{n+1} &= \beta (v_c[n] - m_{21,n} \tau_{\text{doff}}) + m_1 T_c \\ v_{n+1} &= v_n + \left(\frac{i_n - i_o}{C}\right) \tau_{\text{don}} + (\alpha_{\text{on}} \tau_{\text{don}} + \alpha \beta_{\text{on}} T_c) r_c m_{1,n} \\ &\quad - \alpha \beta r_c m_{21,n} (t_n + \tau_{\text{doff}}) \quad (10) \end{aligned}$$

where $\alpha = 1 + \frac{T_c}{2r_c C}$, $\alpha_{\text{on}} = 1 + \frac{\tau_{\text{don}}}{2r_c C}$, $\beta = 1 - \frac{r_n}{L} T_c$, $\beta_{\text{on}} = 1 - \frac{r_n}{L} \tau_{\text{don}}$, $m_{21,n} = m_{2,n} + \frac{r_n}{L} m_{1,n} \tau_{\text{don}}$, $m_{2,n} = m_2 + \frac{r_n}{L} i_n$, and $v_c[n]$ is the output of the digital voltage controller $G_c(z)$, as shown in Fig. 1.

The proposed constant ON-time digital control is simulated using the SIMPLIS simulation tool. A study comparing the proposed discrete-time models with the SIMPLIS simulation is shown in Fig. 7 using the parameter set in Table I. The simulation results are obtained by using the SIMetrix/SIMPLIS (Ver. 8.10g) analog/mixed-signal simulator, which can simulate the closed-loop mixed-signal circuit with the digital blocks in Verilog and the analog power circuit components. Fig. 7 shows that the sampled inductor current and the output voltage obtained using the discrete-time models using the proposed constant ON-time modulator accurately match with the SIMPLIS simulation.




Fig. 7. Discrete-time model verification under the proposed constant ON-time modulation.

C. Discrete-Time Modeling Under Constant OFF-Time Modulation

Fig. 2(b) shows the control waveforms under the proposed constant OFF-time CMC, which is analogous to peak CMC. The output voltage v_o under constant OFF-time modulation is sampled using the rising edge of u_g , in which the periodic sequence begins with MODE 2. Consider the n th switching cycle with the instantaneous time period T_n , the constant OFF-time T_c , and the ON-time t_n . Let the inductor current and the output voltage at the start of the n th switching cycle be i_n and v_n , and those at the end of the clock period be i_{n+1} and v_{n+1} , respectively. Following the similar methodology in Section III-B, the inductor current and the output voltage at the end of the n th switching cycle can be obtained as

$$\begin{aligned} i_{n+1} &= \beta (v_c[n] + m_{12,n} \tau_{\text{don}}) - m_2 T_c \\ v_{n+1} &= v_n + \left(\frac{i_n - i_o}{C}\right) \tau_{\text{doff}} + \alpha \beta r_c m_{12,n} (t_n + \tau_{\text{don}}) \\ &\quad - (\alpha_{\text{off}} \tau_{\text{doff}} + \alpha \beta_{\text{off}} T_c) r_c m_{2,n} \quad (11) \end{aligned}$$

where $\alpha_{\text{off}} = 1 + \frac{\tau_{\text{doff}}}{2r_c C}$, $\beta_{\text{off}} = 1 - \frac{r_n}{L} \tau_{\text{doff}}$, and $m_{12,n} = m_{1,n} + \frac{r_n}{L} m_{2,n} \tau_{\text{doff}}$.

Using the parameter set in Table I, a study comparing the above discrete-time models under the proposed constant OFF-time control and the SIMPLIS simulation is shown in Fig. 8. The study shows that the sampled inductor current and the out-

TABLE I
SPECIFICATION OF A SYNCHRONOUS BUCK CONVERTER [as per Datasheet]

Parameters	v_{in}	v_o	F_s	i_o	L	r_L	C	r_C
Value	(5 - 12) V	3.3 V	500 kHz	(0.5-7.5) A	2 μ H	1.34 m Ω	100 μ F	< 10 m Ω




Fig. 8. Discrete-time model verification under the proposed constant OFF-time modulation.

put voltage obtained using the discrete-time models accurately match with the SIMPLIS simulation. Thus, the discrete-time models in (10) and (11) related to the respective constant ON-time and OFF-time modulation techniques can be used for (fast-scale) stability analysis as well as derivation of discrete-time small-signal models for the direct digital control design.

D. Stability Analysis Under Constant ON-Time Modulator

Consider $G_c(z)$ in Fig. 1 as a discrete-time proportional-integral (PI) controller as follows:

$$v_c[n] = k_p v_e[n] + u_I[n] \quad (12)$$

where $u_I[n] = u_I[n-1] + k_i v_e[n]$ and $v_e[n] = (v_{ref} - v_n)$; k_p and k_i indicate proportional and integral gains in the discrete domain, respectively.

Fig. 1 shows the schematic of the proposed mixed-signal constant ON/OFF-time hybrid CMC, and the key control waveforms of constant ON-time modulation are shown in Fig. 2(a). This considers the falling edge of the gate signal u_g for output voltage sampling and controller computation. Under the ideal parametric condition, it can be found from (10) that the current loop $i_{n+1} = v_c[n] + m_1 T_c$ exhibits unconditional zero-input

stability using the constant ON-time modulation technique. Furthermore, the closed-loop stability is completely determined by the voltage controller. Thus, the proposed CMC achieves robust stability, whereas conventional fixed-frequency CMC becomes unstable for a duty ratio $D > 0.5$ [30].

Under constant ON-time modulation (shown in Fig. 6), the instantaneous OFF-time t_n during the n th cycle is derived as

$$t_n = \frac{i_1 - (v_c[n]/R_i)}{m_2 + \frac{r_n}{L} i_1} \quad (13)$$

where R_i is the current-feedback gain, which is the multiplication of the sensing resistance and the gain of the current sense amplifier. Using (10) and (13), the closed-loop discrete-time state-space model can be derived. In the discrete-time PI controller given in (12), k_p is generally much larger than k_i . Thus, the stability boundary, under individual modulation techniques, is primarily decided by the upper limit of k_p ; however, the choice of k_p and k_i requires a good tradeoff between the phase margin and the settling time. Thus, for finding the stability boundary in this section, only k_p is considered. The perturbed discrete-time state-space model is derived using a proportional controller with $k_i = 0$ in (12) as

$$\begin{bmatrix} \hat{i}_{n+1} \\ \hat{v}_{n+1} \end{bmatrix} = \begin{bmatrix} -\beta\delta & -k_p\beta \\ -\alpha r_c(1 + \beta\delta) + r_1 & 1 - \alpha\beta k_p r_c \end{bmatrix} \begin{bmatrix} \hat{i}_n \\ \hat{v}_n \end{bmatrix} \quad (14)$$

where $r_1 = \frac{\tau_{don}}{2C} \left(1 + \beta_{on} + \frac{r_n}{L} T_c\right)$ and $\delta = \frac{r_n}{L} \beta_{on} \tau_{doff}$.

The closed-loop characteristics equation can be obtained applying Z-transformation on (14) [40]; thereafter, the eigenvalues become

$$\lambda_{1,2} = \frac{1}{2} \left[1 - \beta(k_p r_c \alpha + \delta) \pm \sqrt{[1 - \beta(k_p r_c \alpha + \delta)]^2 + 4\beta[k_p(r_c \alpha - r_1) + \delta]} \right]. \quad (15)$$

Since $r_1 \ll r_c \alpha$, the discrete-time eigenvalues in (15) can be obtained as

$$\lambda_1 = 1, \quad \lambda_2 = -\beta(k_p r_c \alpha + \delta). \quad (16)$$

Thus, the stability condition becomes

$$k_p < \frac{1 - \frac{r_n}{L} \tau_{doff} \left(1 - \frac{r_n}{L} T_c\right) \times \left(1 - \frac{r_n}{L} \tau_{don}\right)}{r_c \times \left(1 - \frac{r_n}{L} T_c\right) \times \left(1 + \frac{T_c}{2r_c C}\right)}. \quad (17)$$

Fig. 9 shows simulated stability boundaries for a varying system as well as delay parameters, which indicates considerable effects due to the output capacitor and its ESR.




Fig. 9. Effect of parasitics on the stability boundary for constant ON-time modulation; variations in (a) the dc resistance ($r_{\text{on}} + r_L$), (b) the sampling and the switching delay (τ_{don}), (c) the ESR of the output capacitor (r_c), and (d) the output capacitance (C) using the nominal values given in Table I.

E. Stability Analysis Under Constant OFF-Time Modulator

Under constant OFF-time modulation, T_c is the (constant) OFF-time, and the ON-time t_n [in Fig. 2(b)] during the n th cycle can be derived as

$$t_n = \frac{(v_c[n]/R_i) - i_1}{m_1 - \frac{r_n}{L}i_1}. \quad (18)$$

Substituting (18) into (11) and incorporating small perturbations, the perturbed closed-loop discrete-time state-space model can be obtained as

$$\begin{bmatrix} \hat{i}_{n+1} \\ \hat{v}_{n+1} \end{bmatrix} = \begin{bmatrix} -\beta\delta_1 & -k_p\beta \\ -\alpha r_c(1 + \beta\delta_1) + r_2 & 1 - k_p r_c \alpha \beta \end{bmatrix} \begin{bmatrix} \hat{i}_n \\ \hat{v}_n \end{bmatrix} \quad (19)$$

where $r_2 = \frac{\tau_{\text{doff}}}{2C} \left(1 + \beta_{\text{off}} + \frac{r_n}{L}T_c\right)$ and $\delta_1 = \frac{r_n}{L}\beta_{\text{off}}\tau_{\text{don}}$.

Following the stability analysis carried out in Section III-D, the stability condition for the constant OFF-time modulation can be obtained as

$$k_p < \frac{1 - \frac{r_n}{L}\tau_{\text{don}} \left(1 - \frac{r_n}{L}T_c\right) \times \left(1 - \frac{r_n}{L}\tau_{\text{doff}}\right)}{r_c \times \left(1 - \frac{r_n}{L}T_c\right) \times \left(1 + \frac{T_c}{2r_c C}\right)}. \quad (20)$$

IV. DESIGN OF THE PROPOSED CONSTANT ON/OFF-TIME MODULATOR

A. Stability Enhancement Using Ramp Compensation

Fig. 9 shows the effect of variations in the combined dc resistance (r_n), the sampling and the switching delay (τ_{don}), the ESR of the output capacitor (r_c), and the output capacitance (C) on the stability boundary (k_p) for the proposed constant ON-time modulation. It is clear from Fig. 9 that r_n and τ_{don} have a negligible effect on the stable range of k_p , whereas r_c and C significantly affect the stability boundary.

The stability boundary in (17) using the proposed scheme is insensitive to the input voltage, whereas a fixed-frequency CMC technique becomes unstable for the duty ratio $D > 0.5$, which requires a compensating ramp for stabilization. A ramp may not be needed in the proposed scheme as long as the controller gains satisfy the criteria given in (17); however, it is important to investigate whether this can help to enhance the stability boundary. Considering a ramp compensation under constant ON-

time control, the OFF-time $t_{n,r}$ during the n th cycle becomes

$$t_{n,r} = \frac{i_n - (v_c[n]/R_i)}{m_2 + m_c} \quad (21)$$

where m_c is the slope of the ramp. Subsequently, the perturbed model can be derived using (10), (12), and (21) as

$$\begin{bmatrix} \hat{i}_{n+1} \\ \hat{v}_{n+1} \end{bmatrix} = \begin{bmatrix} 0 & -k_p \\ -\bar{\alpha}r_c & 1 - \bar{\alpha}r_c k_p \end{bmatrix} \begin{bmatrix} \hat{i}_n \\ \hat{v}_n \end{bmatrix}$$

where $\bar{\alpha} = \alpha m_2 / (m_2 + m_c)$. Using the similar methodology in Section III-D, the stability boundary with a ramp compensation under constant ON-time CMC can be derived as

$$k_p < \left(1 + \frac{m_c}{m_2}\right) \times \frac{1}{r_c} \times \left[1 + \frac{T_c}{2r_c C}\right]^{-1}. \quad (22)$$

This indicates that the stable range of k_p can be enlarged by reducing the ESR and increasing the output capacitor; however, r_c and C cannot be varied after the power stage design. Thus, the stability boundary in (22) using the proposed scheme can be enhanced by additionally considering a ramp compensation v_R ; the gain range is increased by a factor $(1 + m_c/m_2)$. However, a higher value of m_c can degrade the closed-loop bandwidth; thus, v_R should be considered if needed, and its slope needs to be small enough in order to ensure cycle-by-cycle stability. Similarly, the stability boundary with a ramp compensation using the proposed current-mode constant OFF-time modulator can be derived as

$$k_p < \left(1 + \frac{m_c}{m_1}\right) \times \frac{1}{r_c} \times \left[1 + \frac{T_c}{2r_c C}\right]^{-1}. \quad (23)$$

B. Small-Signal Modeling

The small-signal model of the proposed constant ON-time modulation scheme can be derived using the discrete-time model given in (10). Assuming constant input voltage ($\hat{v}_{\text{in}} = 0$) and constant load current ($\hat{i}_o = 0$), the perturbed state-space model under constant ON-time modulation is obtained as

$$\begin{bmatrix} \hat{i}_{n+1} \\ \hat{v}_{n+1} \end{bmatrix} = \begin{bmatrix} k_c & Y_x \\ R_y & k_v \end{bmatrix} \begin{bmatrix} \hat{i}_n \\ \hat{v}_n \end{bmatrix} + \begin{bmatrix} -\beta M_{2,n} \\ -M_{2,n} R_z \end{bmatrix} \hat{t}_n \quad (24)$$




Fig. 10. Frequency-domain verification of the control-to-output transfer function under the proposed constant ON-time modulation using SIMPLIS simulation.




Fig. 11. Frequency-domain verification of the control-to-output transfer function under the proposed constant OFF-time modulation using SIMPLIS simulation.

where

$$\begin{aligned}
 k_c &= \beta \beta_{\text{on}} \left(\beta_{\text{off}} - \frac{r_n}{L} T_{\text{off}} \right) \\
 Y_x &= -[\beta \beta_{\text{on}} (T_{\text{off}} + \tau_{\text{off}}) + T_c + \beta \tau_{\text{don}}] / L \\
 R_y &= r_c (k_c - 1) + r_3 \beta_{\text{on}} + \frac{\tau_{\text{don}}}{2C} (1 + \beta_{\text{on}}) \\
 k_v &= r_c Y_x + \frac{(T_{\text{off}} + \tau_{\text{doff}}) R_z - r_3 \tau_{\text{don}}}{L} - \frac{T_c^2 + \tau_{\text{don}}^2}{2LC} \\
 r_3 &= \frac{T_c}{2C} (1 + \beta) \times \left(\beta_{\text{off}} - \frac{r_n}{L} T_{\text{off}} \right) \\
 &\quad + \frac{(T_{\text{off}} + \tau_{\text{doff}})}{2C} \left(1 + \beta_{\text{off}} - \frac{r_n}{L} T_{\text{off}} \right) \\
 R_z &= \alpha \beta r_c + \frac{T_c + T_{\text{off}} + \tau_{\text{doff}}}{2C}.
 \end{aligned}$$

From (13), the control law for the proposed constant ON-time modulation is obtained as

$$\hat{t}_n = \frac{\beta_1}{M_{2,n}} \hat{i}_n - \frac{1}{R_i M_{2,n}} \hat{v}_c [n] - \frac{T_{\text{off}}}{L M_{2,n}} \hat{v}_n. \quad (25)$$

Using (25) in (24) and applying Z-transformation, the discrete-time control-to-output transfer function (\hat{v}_o/\hat{v}_A) of the proposed constant ON-time modulation can be obtained as

$$G_{\text{vc}}(z) = K \frac{z + z_1}{z^2 + p_1 z + p_2}. \quad (26)$$




Fig. 12. Effect of variation in output capacitor ESR (r_c) in the control-to-output transfer function (G_{vc}) of CMC constant ON-time modulation.

The coefficients of the transfer function z , p_1 , and p_2 in (26) are

$$\begin{aligned}
 K &= (R_z / R_i) \\
 z_1 &= (R_y / R_z) \beta - k_c, \\
 p_1 &= \beta \beta_1 - (k_c + k_v) - \frac{T_{\text{off}}}{L} R_z, \\
 p_2 &= k_c \left(k_v + \frac{T_{\text{off}}}{L} R_z \right) - \beta \left(k_v \beta_1 + R_y \frac{T_{\text{off}}}{L} \right) \\
 &\quad - Y_x (R_y - \beta_1 R_z).
 \end{aligned}$$

Following the same methodology, the control-to-output transfer function under the proposed constant OFF-time modulation can be derived using (11) and (18).




Fig. 13. Bode plot of the control-to-output, compensator, and loop transfer functions of the mixed-signal current-mode synchronous buck converter under (a) constant ON-time modulation and (b) constant OFF-time modulation; the compensator G_c designed achieves a bandwidth of 55 kHz ($f_s/9$) and the phase margin of around 50° .




Fig. 14. Steady-state waveform of a CCM buck converter using mixed-signal current-mode constant ON-time control at a load current of 2.5 A with $k_p = 15$, and $k_i = 0.1$: Using an external uniform sampling clock F_{ext} with the rates (a) 500 kHz and (b) 5 MHz: $T_c = 1.12 \mu s$. Time scale of $2 \mu s/div$. From the top, Ch-1 v_o (1 V/div), Ch-2 i_L (1 A/div), Ch-3 F_{VS} (5 V/div), and Ch-4 u_g (5 V/div).




Fig. 15. Steady-state waveform of a CCM buck converter using mixed-signal current-mode constant ON-time control at a load current of 2.5 A with $k_p = 15$, and $k_i = 0.1$: Using the proposed event-driven sampling: $T_c = 1.12 \mu s$. Time scale of $2 \mu s/div$. From the top, Ch-1 v_o (1 V/div), Ch-2 i_L (1 A/div), Ch-3 F_{VS} (5 V/div), Ch-4 u_g (5 V/div), and the FFT trace shows the power spectrum of i_L .

C. Comparative Study of Small-Signal Behavior

Fig. 10 shows the Bode plots of the control-to-output transfer function G_{vc} under the proposed constant ON-time modulation. The frequency response using the proposed model in (26) is verified using the SIMPLIS simulation with the parameter set given in Table I. The figure shows that G_{vc} results in a 31-dB dc gain and a 16-kHz gain crossover frequency with a phase margin of 89° . Also, the proposed discrete-time model closely matches with the SIMPLIS simulation throughout the Nyquist frequency range, except for nearly 5° phase difference at high frequency. A similar comparative study of frequency response using the constant OFF-time modulator is shown in Fig. 11, which shows close agreements between the proposed model and the SIMPLIS simulation. Thus, the proposed models are accurate enough to carry out digital controller design.

D. Effect of the Capacitor ESR on the Small-Signal Behavior

While a larger ESR significantly limits the stable range of the controller gain, as evident from Fig. 9(b), it is important to investigate the effect of the capacitor ESR in the frequency response using the proposed scheme. Fig. 12 shows Bode plots of G_{vc} in (26) for different ESR values. The effect is consistent with the well-known fact that a larger ESR tends to bring the high-frequency zero inside the Nyquist frequency range, thereby increasing the phase margin and the high-frequency gain. While this would tend to improve closed-loop damping, voltage overshoot/undershoot as well as critical bandwidth during a load step transient would be limited by a large ESR [41]. Also, the voltage ripple significantly increases, and the stability boundary degrades using the proposed scheme, as shown in Fig. 9(b). Thus, a smaller capacitor ESR is useful from a practical standpoint, and the proposed scheme would offer a larger range of stable controller gains.

E. Design of the Discrete-Time Compensator: A Case Study

Considering a nominal switching frequency of $f_{sw} = 500$ kHz, the sampling time in the discrete-time transfer function is taken as $2 \mu s$ in (26) related to the constant ON-time modulation. The controller is designed to achieve the closed-loop bandwidth of nearly $f_{sw}/10$ and 45° phase margin. Using




Fig. 16. Steady-state waveform of a mixed-signal current-mode constant OFF-time CCM buck converter at a load current of 2.5 A under the proposed event-driven sampling using the discrete-time compensator gains as (a) $k_p = 15$, and $k_i = 0.1$, (b) $k_p = 42$ and $k_i = 0.1$, and (c) $k_p = 42$ and $k_i = 0.1$ with external ramp compensation: $T_c = 850$ ns. Time scale of $2 \mu\text{s}/\text{div}$. From the top, Ch-1 v_o (1 V/div), Ch-2 i_L (1 A/div), Ch-3 F_{VS} (5 V/div), Ch-4 u_g (5 V/div), and the FFT trace shows the power spectrum of i_L .

MATLAB SISO toolbox, the discrete-time controller gains are found to be $k_p = 7$ and $k_i = 0.9$. This achieves the phase margin of 50° with the loop bandwidth of 55.5 kHz and the frequency response of the same, is shown in Fig. 13(a). Similarly, with the same controller gains, the constant OFF-time modulation scheme achieves the phase margin of 48.5° at the bandwidth of 55.5 kHz, and the frequency response of the compensator and the loop transfer functions are shown in Fig. 13(b). These design parameters are later used in test case studies.

V. HARDWARE IMPLEMENTATION

A synchronous buck converter prototype has been made, and the proposed techniques are implemented using a field-programmable gate array (FPGA) device. For the experimental verification, the nominal parameter set is given in Table I. The time period of the FPGA clock is $t_{\text{clk}} = 10$ ns. A 10-bit AD9215 differential pipeline ADC is used to sample the output voltage, which is preceded by an AD8138 single-ended-to-differential driver. A 12-bit AD9762 DAC followed by an AD8130 differential-to-single-ended driver is used to convert the controller output $v_c[n]$ into an analog voltage v_A , which is compared with the sensed inductor current using a high-speed analog comparator (TLV3501). A $10\text{-m}\Omega$ shunt resistor is used to sense the inductor current followed by a high-side current sense amplifier with a gain of 10.

A discrete-time PI voltage controller in (12) is used for all the following experimental results.

A. Steady-State Behavior and Fast-Scale Stability

For all the fast Fourier transform (FFT) traces in Figs. 15 and 16, the x -axis indicates the frequency with 200 kHz/div and the y -axis indicates power spectral density with 10 dB/div.

Figs. 14 and 15 demonstrate experimental results of a CCM buck converter using the proposed mixed-signal current-mode constant ON-time control. The constant ON-time T_c is selected in a way to achieve a nominal switching frequency of 500 kHz. If an external uniform clock F_{ext} of 500 kHz is used to sample the output voltage, Fig. 14(a) clearly indicates the existence of multilimit cycle oscillations [44]. This is because of mismatches in the sampling and switching instants, while using uniform

TABLE II
STABILITY BOUNDARY COMPARISON UNDER CONSTANT OFF-TIME MODULATION

v_{in} (V)	T_{off} (μs)	Critical stability boundary (k_p)	
		Theoretical prediction	Experimental validation
6	0.85	48.25	42
8	1.17	44.4	39.25
10	1.3	43.06	38.8




Fig. 17. Transient response of a synchronous buck converter using the proposed hybrid constant ON/OFF-time modulation technique for the load step change from 0.5 to 7.5 A and back at the 6-V input. Time scale of $10 \mu\text{s}/\text{div}$.

sampling in variable-frequency digital control. Such oscillations eventually increase the root-mean-square (RMS) value of the inductor current, thereby increasing the conduction losses and degrading the efficiency. Although the use of a higher sampling rate of 5 MHz (ten times the nominal switching frequency) reduces timing mismatches, as shown in Fig. 14(b), this cannot completely stabilize the steady-state periodic behavior. Moreover, such a higher sampling requirement increases the cost of an ADC along with its power dissipation, which may not be practically recommended for high-frequency applications.




Fig. 18. Transient response of a synchronous buck converter at the 6-V input for the load step from 0.5 to 7.5 A and back with load current feedforward using (a) constant OFF-time modulation technique, (b) constant ON-time modulation technique, and (c) proposed hybrid constant ON/OFF-time modulation. Time scale of $10 \mu\text{s}/\text{div}$.

The use of the proposed event-driven sampling approach is able to completely stabilize the mixed-signal current-mode constant ON-time modulator control, as shown in Fig. 15. This is also evident from the FFT trace of the inductor current, which indicates that spectral peaks appear at dc as well as the switching frequency and its harmonics. Thus, stable periodic behavior can be achieved by sampling the output voltage once per switching cycle, which drastically reduces the sampling requirement, thereby making it suitable for high-frequency implementation. Similarly, an event-based sampling approach can stabilize the constant OFF-time modulator, as shown in Fig. 16, in which the rising edge of u_g is used as the sampling clock for the ADC. However, if the proportional gain is increased to $k_p = 42$, the stable gain range in (20) is violated, which results in subharmonic instability, as shown in Fig. 16(b). This is evident from the FFT trace of i_L , in which sideband spectral peaks exist along the fundamental and harmonic contents. While this may be useful from the spectral spreading perspective, such instabilities may lead to unpredictable inductor current ripple with a considerably higher RMS value. If an optional compensating ramp v_R is used of which the slope is calculated using (23) as $m_c = 0.18 \text{ V}/\mu\text{s}$, the stability boundary can be further enhanced to $k_p = 54.7$ and the stable periodic behavior is restored, as shown in Fig. 16(c), which is also evident from the FFT trace.

Table II compares the analytical stability boundaries (k_p) with those obtained through experimentation under constant OFF-time modulation for different input voltage conditions. The table shows that the experimental stability boundaries are somewhat smaller than those obtained analytically. This can be attributed to parasitic in a practical converter, such as the effective series inductance, additional delays due to sampling and controller computation, and unmodeled dynamics using off-the-shelf discrete components. Also, it is very difficult to accurately know the capacitor ESR r_c during the runtime of a practical converter, and Fig. 9(c) shows that a small ESR variation can considerably affect the stability boundary. Such practical mismatches can be reduced using power management integrated circuits. Nevertheless, the trend of stability (boundary) enhancement using an additional ramp compensation is clearly visible in the test case [shown in Fig. 16(c)], which is consistent with the analytical study using the proposed constant ON/OFF-time hybrid digital modulator.

B. Transient Response

Fig. 17 shows the transient performance of a CCM buck converter using the proposed hybrid modulator for a step change in the load current from 0.5 to 7.5 A and back. Using the “mode selection” block, as shown in Fig. 1 and discussed in Section II-B, if the error voltage $V_e[n] \geq \Delta v_H$ during a (load) step-up transient, F_{con} is set to logic 1, and the constant OFF-time modulator is enabled. As discussed earlier, the use of a voltage hysteresis band introduces a (transient) detection delay which results an initial inverse response in i_L during a step-up transient, as shown in Fig. 17. Similarly, a (load) step-down transient is detected using the hysteretic comparator, which sets $F_{\text{con}} = 0$ and enables the constant ON-time modulator. The specifications and design criteria in Section IV-E are considered here. This results in $50\text{-}\mu\text{s}$ settling time with 500-mV (output) voltage undershoot during a step-up transient and $44\text{-}\mu\text{s}$ settling time with 550-mV overshoot during a step-down transient. The voltage undershoot/overshoot is within the specified limit, which is generally up to 20% of the nominal output voltage (3.3 V here). Also, the transient performance are found to be consistent with the design specifications in Section IV-E.

The transient performance can be further improved by considering a load current feedforward. This can be directly used in F_{con} , instead of a hysteretic comparator, to avoid any (transient) detection delay. A load feedforward is also useful for disturbance rejection and to implement high-performance control [42]. In the rest of the test case studies, a load feedforward is used along with the feedback compensator.

Fig. 18(b) shows the load transient performance in a synchronous buck converter using the constant ON-time modulator throughout. This results in $24\text{-}\mu\text{s}$ settling time and 400-mV voltage undershoot for a step-up transient; however, this results in a faster step-down recovery with $12\text{-}\mu\text{s}$ settling time and 250-mV voltage overshoot. On the other hand, Fig. 18(a) shows that the constant OFF-time modulator achieves a fast step-up recovery with $12\text{-}\mu\text{s}$ settling time and 200-mV voltage undershoot, while the step-down performance is significantly degraded with $20\text{-}\mu\text{s}$ settling time and 350-mV voltage overshoot. It is clear from Fig. 18(a) and (b) that constant ON-time modulator offers fast step-down recovery, whereas constant OFF-time modulator offers fast step-up recovery. A hybrid combination can retain

TABLE III
TRANSIENT PERFORMANCE COMPARISON FOR THE LOAD STEP
CHANGE FROM 0.5 TO 7.5 A AND BACK

Load transients	Modulation	Settling time (μs)	Δv_o (mV)
0.5 A – 7.5 A	Constant on-time	24	400
	Constant off-time	12	200
	Proposed hybrid	13	250
7.5 A – 0.5 A	Constant on-time	12	250
	Constant off-time	20	350
	Proposed hybrid	14	300

Δv_o = voltage undershoot/overshoot.

their best features with improved step-up/down performance using the constant OFF- and ON-time modulators, respectively, as shown in Fig. 18(c). The same controller gains in Section IV-E are used for both the cases. A further improvement is possible by adaptively varying the timing parameters for an active modulator. This provides opportunities for implementing high-performance control algorithms with minimized hardware resources.

Table III shows the performance comparison using the proposed modulation techniques under step load transients. The table shows that the proposed hybrid modulator overcomes the difficulty of individual modulation schemes and retains their best features, however, with a small delay due to a modulator reconfiguration. The proposed scheme requires full-current sensing for hybridization. For the applications using only high-side or low-side current sensing, either of the proposed event-based constant OFF-time or ON-time modulator can be used with reduced sampling requirement and with the flexibilities of real-time tuning the controller parameters and adaptation of the constant timing parameter for improved performance.

C. Performance Comparison With Fixed-Frequency Mixed-Signal Current-Mode Control for $D > 0.5$

Fig. 19 shows the transient response of a synchronous buck converter using fixed-frequency mixed-signal peak current-mode control (MCMC) [29] for a step change in the load current from 0.5 to 7.5 A. Using the same controller gains as well as load current feedforward as in Fig. 18, the transient performance using the MCMC technique [shown in Fig. 19(a)] is more or less comparable with the proposed constant OFF-time modulator with 12- μs settling time and 200-mV (output) voltage undershoot for the effective steady-state duty ratio $D = 0.62$. However, the former results in subharmonic (or fast-scale) instability for $D > 0.5$, as evident from Fig. 19(a). This significantly increases the voltage ripple and the RMS value of the inductor current, thereby increasing the conduction losses. An external ramp compensation is needed for stabilizing MCMC [30]. However, this would degrade the closed-loop bandwidth and thereby penalize the transient performance [43]. It is clear from the test result in Fig. 19(b) that a ramp compensation v_R degrades the transient performance with a settling time of 16 μs and a volt-




Fig. 19. Transient response of a synchronous buck converter at the 6-V input for the load step from 0.5 to 7.5 A and back operating at $D = 0.62$ under the fixed-frequency MCMC scheme (a) without using and (b) with using a ramp compensation. Time scale of 20 μs /div.

TABLE IV
TRANSIENT PERFORMANCE COMPARISON FOR THE LOAD STEP CHANGE
FROM 0.5 TO 7.5 A WITH THE OUTPUT VOLTAGE OF 3.3 V AND THE
STEADY-STATE DUTY RATIO $D = 0.62$

Modulation scheme		Settling time	Δv_o
Fixed-frequency MCMC	$m_c = 0$	12 μs	200 mV
	$m_c = 0.36 \sqrt{V/\mu s}$	16 μs	320 mV
Constant off-time MCMC [Referring Fig. 18 (a)]		12 μs	200 mV

Δv_o = voltage undershoot and m_c = Ramp slope.

age undershoot of 320 mV, compared to that without using v_R in Fig. 19(a). A comparative study using the MCMC scheme and the proposed scheme is presented in Table IV. This shows that the proposed constant OFF-time modulation offers superior performance and stability compared to that using MCMC.

D. Steady-State Frequency Adaptation and Regulation

Fig. 20 shows the transient performance of a CCM buck converter for a step change in the output voltage from 2.5 to 4 V at the 6-V input using the proposed constant OFF-time




Fig. 20. Transient response of a synchronous buck converter for a step change in the reference voltage from 2.5 to 4 V using the proposed constant OFF-time modulator with $k_p = 7$ and $k_i = 0.1$ for $R = 1.25 \Omega$ and $v_{in} = 6$ V. Time scale of $20 \mu\text{s}/\text{div}$.

mixed-signal CMC. The controller parameters considered for this experimentation are $k_p = 7$ and $k_i = 0.1$. This results in a settling time of $32 \mu\text{s}$ and a current overshoot of 11.5 A. At a higher output voltage, the effective ON-time increases, which decreases the effective switching period and increases the current ripple. Thus, the constant OFF-time needs to be decreased in real time in order to achieve a fixed steady-state switching frequency of 500 kHz, as shown in Fig. 20. The proposed scheme achieves stable periodic behavior using one sample per cycle.

E. Wide Duty-Ratio Operation Using the Proposed Hybrid Modulator

Fig. 21 shows the transient response of the synchronous buck converter using the proposed constant hybrid modulation for a step change in the load current from 0.5 to 7.5 A and back for a higher duty ratio $D = 0.73$ and a lower duty ratio $D = 0.28$. Using the same controller gains as in Fig. 18, the proposed hybrid modulator results in a settling time of $22 \mu\text{s}$ with a voltage undershoot of 350 mV for a (load) step-up transient for $D = 0.73$ [shown in Fig. 21(a)]. For the same step-up transient with $D = 0.28$, it results in a settling time of $14 \mu\text{s}$ and a voltage undershoot of 200 mV, as shown in Fig. 21(b). This is consistent with the fact that the step-up transient performance is indeed faster using a higher input voltage (or a smaller D). However, for the same output voltage condition, the step-down transient performance is more or less the same for both the cases with a settling time of $16 \mu\text{s}$ and a voltage undershoot of 250 mV.

The event-based sampling is capable of stabilizing the closed-loop converter using one sample per cycle over a wide duty-ratio range without the need for a ramp compensation, and the proposed hybrid modulator retains the improved step-up/down performance throughout. Thus, the proposed scheme can be an attractive solution for digitally controlled dc-dc convert-




Fig. 21. Transient response of a synchronous buck converter for the load step from 0.5 to 7.5 A and back using the proposed constant ON/OFF-time hybrid modulation with an event-driven sampling mechanism: for duty ratio (a) $D = 0.73$ and (b) $D = 0.28$ at 3.3 V output. Time scale of $20 \mu\text{s}/\text{div}$.

ers over the fixed-frequency MCMC technique, particularly for wide duty-ratio operations.

VI. CONCLUSION

A hybrid constant ON/OFF-time modulator using an event-driven sampling mechanism was proposed in a digitally current-mode controlled point-of-load converter. This utilizes the best features of the individual modulators and achieves improved load transient performance over a wide operating range. Either of the modulators uses a common digital voltage controller while remaining active; thus, an antiwindup controller transition is inherently achieved, and hardware resource is also minimized. A theoretical framework of discrete-time modeling and stability analysis was presented. Design methods for the enhanced stability boundary and the switching frequency regulation at the steady state were discussed. This achieves robust closed-loop stability and a fixed-frequency operation at the steady state without sensing the input voltage. The proposed method significantly reduces the sampling and computational requirements; thus, this would be useful for high-frequency digital control implementation with fast transient performance.

REFERENCES

- [1] K. Hariharan, S. Kapat, and S. Mukhopadhyay, "Unified constant on/off-time hybrid compensation for fast recovery in digitally current-mode controlled point-of-load converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Long Beach, CA, USA, Mar. 2016, pp. 315–321.
- [2] J. Sun, "Characterization and performance comparison of ripple based control for voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 346–353, Mar. 2006.
- [3] W. R. Redl and S. Jian, "Ripple-based control of switching regulators—An overview," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2669–2680, Dec. 2009.
- [4] S. Kapat, "Parameter-insensitive mixed-signal hysteresis-band current control for point-of-load converters with fixed frequency and robust stability," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5760–5770, Jul. 2017.
- [5] D. Goder, "Switching regulator," U.S. Patent US5 770 940A, Jun. 23, 1998.
- [6] B. Sahu and G. A. Rincon-Mora, "An accurate, low-voltage, CMOS switching power supply with adaptive on-time pulse-frequency modulation (PFM) control," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 2, pp. 312–321, Feb. 2007.
- [7] N. Kong, D. S. Ha, J. Li, and F. C. Lee, "Off-time prediction in digital constant on-time modulation for DC-DC converters," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 3270–3273.
- [8] J. Li and F. C. Lee, "New modeling approach and equivalent circuit representation for current-mode control," *IEEE Trans. Power Electron.*, vol. 25, no. 5, pp. 1218–1230, May 2010.
- [9] Z. Shen, N. Yan, and H. Min, "A multimode digitally controlled boost converter with PID autotuning and constant frequency/constant off-time hybrid PWM control," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2588–2598, Sep. 2011.
- [10] Y. C. Lin, C. J. Chen, D. Chen, and B. Wang, "A ripple-based constant on-time control with virtual inductor current and offset cancellation for DC power converters," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4301–4310, Oct. 2012.
- [11] K. Y. Cheng, F. Yu, F. C. Lee, and P. Mattavelli, "Digital enhanced V^2 -type constant on-time control using inductor current ramp estimation for a buck converter with low-ESR capacitors," *IEEE Trans. Power Electron.*, vol. 28, no. 3, pp. 1241–1252, Mar. 2013.
- [12] K. Y. Cheng, F. Yu, P. Mattavelli, and F. C. Lee, "Characterization and performance comparison of digital V^2 -type constant on-time control for buck converters," in *Proc. IEEE COMPEL*, Jun. 2010, pp. 1–6.
- [13] K. Y. Cheng, S. Tian, F. Yu, F. C. Lee, and P. Mattavelli, "Digital hybrid ripple-based constant on-time control for voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 3132–3144, Jun. 2014.
- [14] S. Tian, F. C. Lee, P. Mattavelli, K. Y. Cheng, and Y. Yan, "Small-signal analysis and optimal design of external ramp for constant on-time V^2 control with multilayer ceramic caps," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4450–4460, Aug. 2014.
- [15] P. H. Liu, Y. Yan, P. Mattavelli, and F. C. Lee, "Digital constant on-time V^2 control with hybrid capacitor current ramp compensation," *IEEE Trans. Power Electron.*, vol. PP, no. 99, p. 1, 2018.
- [16] C. C. Fang and R. Redl, "Subharmonic stability limits for the buck converter with ripple-based constant on-time control and feedback filter," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2135–2142, Apr. 2014.
- [17] C. C. Fang, "Closed-form critical conditions of instabilities for constant on-time controlled buck converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 12, pp. 3090–3097, Dec. 2012.
- [18] T. Qian, "Subharmonic analysis for buck converters with constant on-time control and ramp compensation," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1780–1786, May 2013.
- [19] T. Qian and B. Lehman, "An adaptive ramp compensation scheme to improve stability for DC-DC converters with ripple-based constant on-time control," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2014, pp. 3424–3428.
- [20] W. Fu, S. T. Tan, M. Radhakrishnan, R. Byrd, and A. A. Fayed, "A DCM-only buck regulator with hysteretic assisted adaptive minimum-on-time control for low-power microcontrollers," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 418–429, Jan. 2016.
- [21] H. C. Lin, B. C. Fung, and T. Y. Chang, "A current mode adaptive on-time control scheme for fast transient DC-DC converters," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 2602–2605.
- [22] X. Jing and P. K. T. Mok, "A fast fixed-frequency adaptive-on-time boost converter with light load efficiency enhancement and predictable noise spectrum," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2442–2456, Oct. 2013.
- [23] P. Li, D. Bhatia, L. Xue, and R. Bashirullah, "A 90–240 MHz hysteretic controlled DC-DC buck converter with digital phase locked loop synchronization," *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 2108–2119, Sep. 2011.
- [24] B. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 438–446, Jan. 2003.
- [25] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 301–308, Jan. 2003.
- [26] H. Peng, D. Maksimovic, A. Prodic, and E. Alarcon, "Modeling of quantization effects in digitally controlled DC-DC converters," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 208–215, Jan. 2007.
- [27] J. Chen, A. Prodic, R. W. Erickson, and D. Maksimovic, "Predictive digital current programmed control," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 411–419, Jan. 2003.
- [28] S. Saggini, M. Ghioni, and A. Geraci, "An innovative digital control architecture for low-voltage high-current DC-DC converters with tight load regulation," *IEEE Trans. Power Electron.*, vol. 19, no. 1, pp. 210–218, Jan. 2004.
- [29] O. Trescases, A. Prodic, and W. T. Ng, "Digitally controlled current-mode DC-DC converter IC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 1, pp. 219–231, Jan. 2011.
- [30] M. Hallworth and S. Shirsavar, "Microcontroller based peak current mode control using digital slope compensation," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3340–3351, Jul. 2012.
- [31] J. Li *et al.*, "High resolution digital duty cycle modulation schemes for voltage regulators," in *Proc. 22nd Annu. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2007, pp. 871–876.
- [32] Y. Yan, F. C. Lee, and P. Mattavelli, "Comparison of small signal characteristics in current mode control schemes for point-of-load buck converter applications," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3504–3414, Jul. 2013.
- [33] J. Li and F. C. Lee, "Digital current mode control architecture with improved performance for DC-DC converters," in *Proc. 123rd Annu. IEEE Appl. Power Electron. Conf. Expo.*, Feb. 2008, pp. 1087–1092.
- [34] S. Bari, Q. Li, F. C. Lee, and K. Y. B. Cheng, "Variable slope external ramp to improve the transient performance in constant on-time current mode control," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2016, pp. 1–6.
- [35] C. F. Nien *et al.*, "A novel adaptive quasi-constant on-time current-mode buck converter," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 8124–8133, Oct. 2017.
- [36] S. Bari, Q. Li, and F. C. Lee, "A new fast adaptive on-time control for transient response improvement in constant on-time control," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2680–2689, Mar. 2018.
- [37] C. A. Yeh and Y. S. Lai, "Digital pulsewidth modulation technique for a synchronous buck DC/DC converter to reduce switching frequency," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 550–561, Jan. 2012.
- [38] S. H. Kang, D. Maksimovic, and I. Cohen, "Efficiency optimization in digitally controlled flyback DC-DC converters over wide ranges of operating conditions," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3734–3748, Aug. 2012.
- [39] A. V. Peterchev and S. R. Sanders, "Digital multimode buck converter with loss-minimizing synchronous rectifier adaptation," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1588–1599, Nov. 2006.
- [40] G. C. Verghese, M. E. Malik, and J. G. Kassakian, "A general approach to sampled-data modeling for power electronic circuits," *IEEE Trans. Power Electron.*, vol. PE-1, no. 2, pp. 76–89, Apr. 1986.
- [41] K. Yao, Y. Ren, and F. C. Lee, "Critical bandwidth for the load transient response of voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1454–1461, Nov. 2004.
- [42] V. I. Kumar and S. Kapat, "Unified digital current mode control tuning with near optimal recovery in a CCM buck converter," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8461–8470, Dec. 2016.
- [43] R. B. Ridley, "A new, continuous-time model for current-mode control," *IEEE Trans. Power Electron.*, vol. 6, no. 2, pp. 271–280, Apr. 1991.
- [44] P. T. Krein and R. M. Bass, "Multiple limit cycle phenomena in switching power converters," in *Proc. 4th Annu. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 1989, pp. 143–148.



K. Hariharan received the bachelor's degree in electronics and communication engineering from the Mepco Schlenk Engineering College, Anna University, Tirunelveli, India, in 2011, and the M.Tech. degree in electrical engineering in 2013 from the Indian Institute of Technology Kharagpur, Kharagpur, India, where he is currently working toward the Ph.D. degree.

His research interests include analysis, modeling, and design of digitally controlled dc–dc converters and its application toward light-emitting diode

drivers.



Siddhartha Mukhopadhyay received the B.Tech. (Hons.), M.Tech., and Ph.D. degrees from the Indian Institute of Technology (IIT) Kharagpur, Kharagpur, India, in 1985, 1987, and 1991, respectively.

He is currently a Professor with the Department of Electrical Engineering and the Steel Technology Centre, IIT Kharagpur. His current research interests include computer aided design and verification of analog/mixed-signal circuits and systems, electric vehicles, integrated vehicle health management, industrial automation, and cyber-physical systems.



Santanu Kapat (M'10) received the M.Tech. and Ph.D. degrees in electrical engineering from the Indian Institute of Technology (IIT) Kharagpur, Kharagpur, India, in 2006 and 2010, respectively.

From 2009 to 2010, he was a Visiting Scholar with the Department of Electrical and Computer Engineering, University of Illinois at Urbana–Champaign. From 2010 to 2011, he was a Research Engineer with GE Global Research, India. Since 2011, he has been with the Department of Electrical Engineering, IIT Kharagpur, where he is currently an Associate Professor.

His research interests include analysis and design of digital and non-linear control in dc–dc converters, and applications to dynamic voltage scaling, envelope-tracking power amplifiers, light-emitting diode drivers, and dc nanogrids.

Dr. Kapat is the recipient of the Indian National Science Academy Young Scientist Medal and the Indian National Academy of Engineering Young Engineers Award in 2016. He has been an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS since 2015 and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS since 2018.