




# A Novel Step-Up Single Source Multilevel Inverter: Topology, Operating Principle, and Modulation

Meysam Saeedian , Mohammad Ebrahim Adabi, Seyyed Mehdi Hosseini , Jafar Adabi ,  
and Edris Pouresmaeil, *Senior Member, IEEE*

**Abstract**—This paper presents a novel step-up dc to ac converter with only one power supply. These types of converters are suitable for renewable and sustainable energy applications with low input dc sources. The proposed topology has the ability of self-voltage balancing and does not apply end side H-bridge to produce a bipolar staircase waveform. Consequently, switching losses and voltage stress of semiconductor components are reduced to a great extent. A small dc voltage source can be used to achieve a high voltage high quality ac waveform through switching the precharged capacitors in series and in parallel. Circuit configuration and its operation principle, capacitors' charging process, thermal model, capacitances, and losses calculations are discussed in details. Moreover, the comparison of the proposed circuit with the other single source multilevel converters shows that the proposed topology reduces the number of circuit elements. Finally, a laboratory nine-level prototype is built to verify the theoretical analyses and feasibility of the proposed topology. The experimental results show that the converter efficiency at 1 KW output power is 92.75%.

**Index Terms**—DC–AC power conversion, efficiency, phase disposition pulsewidth modulation, single source multilevel converter, switched-capacitor technique, voltage step-up.

## I. INTRODUCTION

NOWADAYS, the current energy arena is changing. The generation of electrical energy through unstable/fossil sources impose irreparable damages on the environment. This issue encourages governments to use clean energy sources like solar and wind energy for producing demanded power. Variant families of power converters have been designed to connect these types of new energy systems to the electrical network and/or local loads. Among these converters, multilevel inverters (MLIs) play a critical role in converting dc power to ac power [1]–[3].

Manuscript received October 30, 2017; revised February 13, 2018 and April 25, 2018; accepted June 7, 2018. Date of publication June 17, 2018; date of current version February 20, 2019. Recommended for publication by Associate Editor M. M. Peretz. (*Corresponding author: Seyyed Mehdi Hosseini.*)

M. Saeedian and E. Pouresmaeil are with the Department of Electrical Engineering and Automation, Aalto University, Espoo 02150, Finland (e-mail:




Fig. 1. Presented circuits in the recent years. (a) [16]. (b) [17]. (c) [18]. (d) [20].

output voltage. This weakness might restrict converter applications in medium/high power ranges; because providing high voltage switches is difficult and costly [19]. Taghvaie *et al.* [20] presented a step-up single source multilevel converter based on switched-capacitor technique in which capacitors' charging is performed in a self-balancing form [see Fig. 1(d)]. The voltage stress of semiconductor elements, and therefore, total standing voltage (TSV) is decreased in this converter; however, it uses very high number of active switches and related gate drivers.

This work presents a novel step-up single source multilevel converter based on switched-capacitor technique. Capacitors' charging in the proposed converter is performed in a self-balancing form and it generates a bipolar output voltage with no need to an end side H-bridge. The comparison of the proposed converter with other topologies in the same category shows that the number of semiconductor elements, capacitors, and TSV parameter are decreased in the proposed circuit. Due to these benefits, this circuit is an appropriate alternative for traditional/up to date multilevel converters which are applied for electric vehicle drives, renewable and sustainable energy sources, and other applications. Other sections of the paper are organized as follows: Section II describes the performance of the proposed circuit, capacitors' charging process, and its modulation strategy. The capacitances and power losses calculations along with the thermal analysis of the proposed nine-level converter are presented in Section III. Section IV compares the proposed converter with the other presented circuits in the recent years. Section V provides

achieved simulation and experimental results from a nine-level prototype. Finally, conclusions are brought in Section VI.

## II. PROPOSED STEP-UP MULTILEVEL CONVERTER

### A. Circuit Configuration

Fig. 2(a) shows the proposed single source multilevel converter. It consists of two half-bridge (HB) inverters (RHB and LHB for the right and left sides of the converter) and  $m$  modified switched-capacitor cells (SCC) which are connected in series in the middle of the topology. The voltages produced by SCCs are transferred to the load terminals through lateral HBs. Each SCC includes two capacitors ( $C_u$ ,  $C_d$ ), two unidirectional power switches ( $S_u$ ,  $S_d$ ), and two power diodes ( $D_u$ ,  $D_d$ ). The proposed topology is a voltage booster in a way that the maximum output voltage can increase to any desirable level. Photovoltaic panels, batteries, and fuel cells can be applied as input power supply in this circuit. Generating a bipolar output voltage with no need to an end side H-bridge inverter is a benefit of this topology. This feature leads to remarkable decrease of the TSV and makes the converter appropriate to perform in medium/high power applications with low input voltage sources.

### B. Capacitors' Charging Process

According to Fig. 2(b),  $C_{u1}$  ( $C_{d1}$ ) is charged through the input power supply by turning  $S_{d1}$  ( $S_{u1}$ ) ON. Note that  $S_{u1}$




Fig. 2. (a) Circuit configuration of the proposed MLI ( $V_{Load} = V_A - V_B$ ). (b) Charging paths of the first and second SCC capacitors.

and  $S_{d1}$  are switched complementary. For charging  $C_{u2}$  ( $C_{d2}$ ), series combination of the first SCC capacitors is applied through  $D_{u2}$  and  $S_{d2}$  ( $D_{d2}$  and  $S_{u2}$ ). This procedure continues to charge all of the capacitors. For  $i$ th SCC,  $C_{ui}$  ( $C_{di}$ ) can be charged by series combination of  $C_{u(i-1)}$  and  $C_{d(i-1)}$  through  $D_{ui}$  and  $S_{di}$  ( $D_{di}$  and  $S_{ui}$ ).

Therefore, by ignoring voltage drop in the charging paths, the voltage across each capacitor is obtained as follow:

$$V_{C_{ui}} = V_{C_{di}} = 2^{m-1} \times V_{IN} \quad i = 1, 2, \dots, m \quad (1)$$

where  $m$  is the number of SCCs. The capacitors are discharged across the load, which would be demonstrated in the next section. In order to preventing excessive voltage drop of the capacitors at discharging times, capacitance calculations would be

TABLE I  
SWITCHING MODELS AND CHARGING/DISCHARGING STATES OF THE CAPACITORS IN THE PROPOSED NINE-LEVEL CIRCUIT

Voltage Levels	Switches						Diodes				Capacitors					
	$S_{L1}$	$S_{L2}$	$S_{u1}$	$S_{d1}$	$S_{u2}$	$S_{d2}$	$S_{R1}$	$S_{R2}$	$D_{u1}$	$D_{d1}$	$D_{u2}$	$D_{d2}$	$C_{u1}$	$C_{d1}$	$C_{u2}$	$C_{d2}$
$+4V_{IN}$	1	0	0	1	0	1	0	1	1	0	1	0	▲	▼	▲	▼
$+3V_{IN}$	1	0	1	0	0	1	0	1	0	1	1	0	▼	▲	▲	▼
	0	1	0	1	0	1	0	1	1	0	1	0	▲	▼	▲	▼
$+2V_{IN}$	1	0	0	1	1	0	0	1	1	0	0	1	▲	▼	-	▲
	0	1	1	0	0	1	0	1	0	1	1	0	▼	▲	▲	▼
$+1V_{IN}$	1	0	1	0	1	0	0	1	0	1	0	1	▼	▲	-	▲
	0	1	0	1	1	0	0	1	1	0	0	1	▲	▼	-	▲
0	0	1	1	0	1	0	0	1	0	1	0	1	▼	▲	-	▲
	1	0	0	1	0	1	1	0	1	0	1	0	▲	▼	▲	-
$-1V_{IN}$	0	1	0	1	0	1	1	0	1	0	1	0	▲	▼	▲	-
	1	0	1	0	0	1	1	0	0	1	1	0	▼	▲	▲	-
$-2V_{IN}$	0	1	1	0	0	1	1	0	0	1	1	0	▼	▲	▲	-
	1	0	0	1	1	0	1	0	1	0	0	1	▲	▼	▼	▲
$-3V_{IN}$	0	1	0	1	1	0	1	0	1	0	0	1	▲	▼	▼	▲
	1	0	1	0	1	0	1	0	0	1	0	1	▼	▲	▼	▲
$-4V_{IN}$	0	1	1	0	1	0	1	0	0	1	0	1	▼	▲	▼	▲

presented in Section III to restrict the capacitors' voltage ripple in an acceptable range. Thereby, the proposed topology does not require closed-loop controlling method or additional circuit balancer for balancing capacitors' voltage.

### C. Operating Principles

The performance principle of a nine-level converter is brought in this section. Different voltage levels are produced based on the presented switching model in Table I. Note that 0 and 1 values are indicative of OFF and ON states of the related semiconductors, respectively. The states of the capacitors are shown by "▲", "▼", and "-" which are indicative of charging, discharging and no change modes, respectively.

Fig. 3 shows possible current paths in the positive half cycle. It can be seen that positive voltage levels are generated with lower capacitors ( $C_{di}$ ) of the SCCs. Note that only the positive half cycle is brought in Fig. 3 and the negative level paths are not demonstrated due to space saving.

### D. Modulation Strategy

In this paper, a phase disposition pulsewidth modulation (PD-PWM) technique is used to control of semiconductor switches. The advantages of this method are uncomplicated to realize and lower total harmonic distortion (THD) [21]. According to Fig. 4, for the proposed nine-level converter, eight triangular carrier waves ( $V_{t1} - V_{t8}$ ) are compared with a reference sinusoidal waveform ( $V_{ref}$ ) to generate switches gate signals. The carrier waves have the same amplitude ( $A_t$ ) and frequency ( $f_t$ ), but their offset voltages are different.  $V_{t1} - V_{t4}$  ( $V_{t5} - V_{t8}$ ) generate required switching pulses to form




Fig. 3. Current paths for different output voltage levels. (a)  $+4V_{IN}$ . (b)  $+3V_{IN}$ . (c)  $+3V_{IN}$ . (d)  $+2V_{IN}$ . (e)  $+2V_{IN}$ . (f)  $+1V_{IN}$ . (g)  $+1V_{IN}$ . (h)  $0V_{IN}$ . (i)  $0V_{IN}$ .

the positive (negative) half cycle. The algorithm to determine ON-state switches in each voltage level is based on Table II.

### III. CAPACITANCES AND EFFICIENCY CALCULATIONS AND THERMAL ANALYSIS OF THE PROPOSED CONVERTER

#### A. Determination of Capacitances

In switched-capacitor dc-ac converters, the capacitors' voltage ripple should be retained in an acceptable range. The capacitor voltage fluctuation range is inversely proportional to its capacitance, discharging period, and load value. Lower ripple leads to lower power loss and higher efficiency of the capacitor [16], [22]. As shown in Table I, there are two switching states for  $+3V_{IN}$  (or  $-3V_{IN}$ ) which lead to two different modes for

$C_{d1}$  and  $C_{u1}$ . A worse case is considered for maximum discharge time in the capacitance calculations. These intervals are  $t_4-t_3$  and  $t_{10}-t_9$  for positive and negative half cycles, respectively in which  $C_{d1}$  and  $C_{u1}$  are discharged. Similarly, maximum discharging intervals of  $C_{d2}$  and  $C_{u2}$  are  $t_5-t_2$  and  $t_{11}-t_8$ , respectively.

Therefore, the maximum discharging value of each capacitor is attained by [16]

$$\Delta Q_C = \int_{t_a}^{t_b} I_{Load} \sin(2\pi f_{ref} t) dt \quad (2)$$

in which  $[t_a, t_b]$  is the discharging interval of each capacitor, and  $I_{Load}$  is the maximum load current.  $t_2-t_5$  and  $t_8-t_{11}$  are




Fig. 4. PD-PWM modulation for the proposed converter.

TABLE II  
LIST OF THE ON-STATE SWITCHES IN EACH LEVEL

Relationship between $V_{ref}$ and $V_{i_i}$	On-state switches	Output voltage
$V_{ref} > V_{i1}$	$S_{L1} - S_{d1} - S_{d2} - S_{R2}$	$+4V_{IN}$
$V_{i2} < V_{ref} < V_{i1}$	$S_{L1} - S_{u1} - S_{d2} - S_{R2}$	$+3V_{IN}$
	$S_{L2} - S_{d1} - S_{d2} - S_{R2}$	
$V_{i3} < V_{ref} < V_{i2}$	$S_{L1} - S_{d1} - S_{u2} - S_{R2}$	$+2V_{IN}$
	$S_{L2} - S_{u1} - S_{d2} - S_{R2}$	
$V_{i4} < V_{ref} < V_{i3}$	$S_{L1} - S_{u1} - S_{u2} - S_{R2}$	$+1V_{IN}$
	$S_{L2} - S_{d1} - S_{u2} - S_{R2}$	
$V_{i5} < V_{ref} < V_{i4}$	$S_{L2} - S_{u1} - S_{u2} - S_{R2}$	0
	$S_{L1} - S_{d1} - S_{d2} - S_{R1}$	
$V_{i6} < V_{ref} < V_{i5}$	$S_{L2} - S_{d1} - S_{d2} - S_{R1}$	$-1V_{IN}$
	$S_{L1} - S_{u1} - S_{d2} - S_{R1}$	
$V_{i7} < V_{ref} < V_{i6}$	$S_{L2} - S_{u1} - S_{d2} - S_{R1}$	$-2V_{IN}$
	$S_{L1} - S_{d1} - S_{u2} - S_{R1}$	
$V_{i8} < V_{ref} < V_{i7}$	$S_{L2} - S_{d1} - S_{u2} - S_{R1}$	$-3V_{IN}$
	$S_{L1} - S_{u1} - S_{u2} - S_{R1}$	
$V_{ref} < V_{i8}$	$S_{L2} - S_{u1} - S_{u2} - S_{R1}$	$-4V_{IN}$

calculated as follows:

$$t_2 = \frac{\sin^{-1}(2A_t/A_{ref})}{2\pi f_{ref}} \quad (3)$$

$$t_3 = \frac{\sin^{-1}(3A_t/A_{ref})}{2\pi f_{ref}} \quad (4)$$

$$t_4 = \frac{\pi - \sin^{-1}(3A_t/A_{ref})}{2\pi f_{ref}} \quad (5)$$

$$t_5 = \frac{\pi - \sin^{-1}(2A_t/A_{ref})}{2\pi f_{ref}} \quad (6)$$

$$t_8 = \pi + t_2 \quad (7)$$

$$t_9 = \pi + t_3 \quad (8)$$

$$t_{10} = \pi + t_4 \quad (9)$$

$$t_{11} = \pi + t_5 \quad (10)$$

where  $f_{ref}$  and  $A_{ref}$  are the frequency and amplitude of reference waveform, respectively. Therefore, by considering  $k$  as the maximum acceptable voltage ripple, the capacitances are obtained based on the following relation:

$$C \geq \frac{\Delta Q_C}{kV_{IN}}. \quad (11)$$

### B. Power Loss Analysis in the Proposed Nine-Level Converter

In this section, the power losses in the proposed nine-level. In general, in a switched capacitor converter, three types of power losses are considered, which include

- 1) Switching losses ( $P_S$ ).
- 2) Conduction losses caused by parasitic parameters ( $P_C$ ).
- 3) Power losses caused by capacitors voltage ripple ( $P_R$ ).

Note that the maximum power losses occur in the output resistive load. Therefore, the calculations are carried out for pure resistive load.

1) *Switching Losses ( $P_S$ ):* The switching loss of a switch is due to overlap of its voltage ( $V_S$ ) and current ( $I_S$ ) when its state changes. There is a transition time ( $t_{on}$  or  $t_{off}$ ) until the switch is fully turned ON or OFF. During the transition period, both the switch voltage and current are nonzero. The turn-ON power loss ( $P_{S,ON}$ ) and turn-OFF power loss ( $P_{S,OFF}$ ) of the switch  $S$  are obtained as follows [23]:

$$\begin{aligned} P_{S,ON} &= f_S \int_0^{t_{on}} v_S(t) i_S(s) dt \\ &= f_S \int_0^{t_{on}} \left( \frac{V_S}{t_{on}} t \right) \left( -\frac{I_S^{on}}{t_{on}} (t - t_{on}) \right) dt = \frac{1}{6} f_S V_S I_S^{on} t_{on} \end{aligned} \quad (12)$$

$$\begin{aligned} P_{S,OFF} &= f_S \int_0^{t_{off}} v_S(t) i_S(t) dt \\ &= f_S \int_0^{t_{off}} \left( \frac{V_S}{t_{off}} t \right) \left( -\frac{I_S^{off}}{t_{off}} (t - t_{off}) \right) dt = \frac{1}{6} f_S V_S I_S^{off} t_{off} \end{aligned} \quad (13)$$

in which  $f_S$  is switching frequency,  $V_S$  is the OFF-state voltage,  $I_S^{on}$  is the switch current when the switch becomes fully turned ON, and  $I_S^{off}$  is the switch current prior to the turn-OFF of the switch. Therefore, total switching losses for the proposed nine-level converter can be attained as

$$P_S = \sum_{j=1}^{N_{switch}} (P_{S_j,ON} + P_{S_j,OFF}). \quad (14)$$

TABLE III  
EQUIVALENT PARASITIC RESISTANCE FOR EACH LEVEL

Output voltage level ( $V_j$ )	Equivalent parasitic resistance ( $R_{eq,j}$ )
0	$3R_D + R_{ON}$
$\pm 1V_{IN}$	$2R_D + 2R_{ON}$
$\pm 2V_{IN}$	$R_D + 3R_{ON} + R_{ESR}$
$\pm 3V_{IN}$	$R_D + 3R_{ON} + R_{ESR}$
$\pm 4V_{IN}$	$4R_{ON} + 2R_{ESR}$

2) *Conduction Losses ( $P_C$ )*: The conduction losses occur due to parasitic impedances of the circuit components including internal ON-state resistance of switches ( $R_{ON}$ ) and diodes ( $R_D$ ), and equivalent series resistance of capacitors ( $R_{ESR}$ ) [24]. According to Fig. 3, the equivalent parasitic resistive impedance ( $R_{eq,j}$ ) existing in the current path in each output voltage level ( $V_j = 0, \pm 1V_{IN}, \pm 2V_{IN}, \pm 3V_{IN}$  and  $\pm 4V_{IN}$ ) is listed in Table III.

According to Fig. 4, while  $|V_{ref}| < A_t$ , the output voltage level changes between zero and  $+1V_{DC}$ . In this case, the load current flows through three diodes and one switch (two diodes and two switches) during zero ( $+1V_{DC}$ ) voltage level, as mentioned in Table III. Therefore, the energy loss  $E_{0\&1V_{IN}}$  occurring in time interval of  $0 < t < t_1$  is [24]

$$E_{0\&1V_{IN}} = \int_0^{t_1} [I_{Load} \sin(2\pi f_{ref}t)]^2 \times \left[ (2R_D + 2R_{ON}) \frac{A_{ref} \sin(2\pi f_{ref}t)}{A_t} + (3R_D + R_{ON}) \left( 1 - \frac{A_{ref} \sin(2\pi f_{ref}t)}{A_t} \right) \right] dt. \quad (15)$$

Similarly, the same energy losses occur during  $t_6 < t < t_7$  and  $t_{12} < t < 2\pi$ .

While  $A_t < |V_{ref}| < 2A_t$ , the output voltage level would be  $+1V_{DC}$  or  $+2V_{DC}$ . In each level, the components listed in Table III are involved in the current path. Therefore, the energy loss  $E_{1\&2V_{IN}}$  during  $t_1 < t < t_2$  is calculated as follow:

$$E_{1\&2V_{IN}} = \int_{t_1}^{t_2} [I_{Load} \sin(2\pi f_{ref}t)]^2 \times \left[ (R_D + 3R_{ON} + R_{ESR}) \frac{A_{ref} \sin(2\pi f_{ref}t) - A_t}{A_t} + (2R_D + 2R_{ON}) \left( 1 - \frac{A_{ref} \sin(2\pi f_{ref}t) - A_t}{A_t} \right) \right] dt. \quad (16)$$

The same losses occur during  $t_5 < t < t_6$ ,  $t_7 < t < t_8$ , and  $t_{11} < t < t_{12}$ . The same analysis can be carried out for the energy loss between  $t_2 < t < t_3$  ( $t_3 < t < t_4$ ) when the output voltage level changes between  $+2V_{DC}$  and  $+3V_{DC}$  ( $+3V_{DC}$

and  $+4V_{DC}$ )

$$E_{2\&3V_{IN}} = \int_{t_2}^{t_3} [I_{Load} \sin(2\pi f_{ref}t)]^2 \times \left[ (R_D + 3R_{ON} + R_{ESR}) \frac{A_{ref} \sin(2\pi f_{ref}t) - 2A_t}{A_t} + (R_D + 3R_{ON} + R_{ESR}) \left( 1 - \frac{A_{ref} \sin(2\pi f_{ref}t) - 2A_t}{A_t} \right) \right] dt \quad (17)$$

$$E_{3\&4V_{IN}} = \int_{t_3}^{t_4} [I_{Load} \sin(2\pi f_{ref}t)]^2 \times \left[ (4R_{ON} + 2R_{ESR}) \frac{A_{ref} \sin(2\pi f_{ref}t) - 3A_t}{A_t} + (R_D + 3R_{ON} + R_{ESR}) \left( 1 - \frac{A_{ref} \sin(2\pi f_{ref}t) - 3A_t}{A_t} \right) \right] dt \quad (18)$$

Therefore, the total conduction losses for the proposed nine-level converter can be calculated as

$$P_C = (4E_{0\&1V_{IN}} + 4E_{1\&2V_{IN}} + 4E_{2\&3V_{IN}} + 2E_{3\&4V_{IN}}) \times f_{ref}. \quad (19)$$

3) *Power Losses Caused by Capacitors' Voltage Ripple ( $P_R$ )*: In a switched-capacitor converter, the potential difference between the input power supply ( $V_{IN}$ ) and capacitor ( $V_C$ ) during charging intervals leads to  $P_R$  losses. The voltage ripple across each capacitor  $\Delta(V_{ripple})$  can be stated as follow [16]:

$$\Delta V_{ripple,C} = \frac{1}{C} \int_{t_c}^{t_d} i_C(t) dt \quad (20)$$

where  $i_C(t)$  and  $[t_c, t_d]$  interval are the current and discharging period of the capacitor, respectively. For the proposed nine-level converter  $[t_4, t_3]$ ,  $[t_{10}, t_9]$ ,  $[t_5, t_2]$ , and  $[t_{11}, t_8]$  are the maximum discharging intervals of  $C_{d1}$ ,  $C_{u1}$ ,  $C_{d2}$ , and  $C_{u2}$ , respectively. Therefore, the power losses caused by the capacitors' voltage ripple ( $P_R$ ) is calculated as follow [25]

$$P_R = f_{ref}/2 \left( \sum_{i=1}^2 C_{di} \Delta V_{ripple,Cdi}^2 + \sum_{j=1}^2 C_{uj} \Delta V_{ripple,Cuj}^2 \right). \quad (21)$$

Ultimately, considering (14), (19), and (21), the power losses and total efficiency of the proposed nine-level converter are calculated with (22) and (23), respectively

$$P_{Loss} = P_S + P_C + P_R \quad (22)$$

$$\eta = \frac{P_{out}}{P_{in}} = \frac{P_{out}}{P_{out} + P_{Loss}} \quad (23)$$

in which  $P_{in}$  and  $P_{out}$  are the converter input and output power, respectively.

The aforementioned losses are obtained numerically at different output power, as depicted in Fig. 5(a). In this figure, the switching losses ( $P_S$ ) are multiplied by 10 to be observable. It can be seen that the conduction losses ( $P_C$ ) dominate the total




Fig. 5. (a) Power loss distribution. (b) Theoretical efficiency at different output power.

losses. It should be noted that  $R_{ON}$ ,  $R_D$ ,  $R_{ESR}$ ,  $t_{on}$ ,  $t_{off}$ ,  $f_t$ , and  $\Delta V_{ripple}$  are considered 0.27  $\Omega$ , 0.05  $\Omega$ , 0.03  $\Omega$ , 58 ns, 58 ns, 4 KHz, and 5%, respectively, for the loss calculations. The theoretical efficiency of the proposed nine-level converter is also brought in Fig. 5(b). As it can be seen, the converter efficiency is above 94% over a wide range of output power (up to 2.5 KW).

### C. Thermal Analysis

The semiconductors losses act as a source of heat which leads to increasing the semiconductors' junction temperature. This influences the efficiency and lifetime of the converter [26]. For safety reasons, the junction temperature should be always under a maximum value, which is specified by the manufacturer [27]. The thermal equivalent block diagram of a single power switch and diode are indicated in Fig. 6(a), in which the thermal impedance from junction to case  $Z_{th(j-c)}$  is modeled as a four layers foster RC network [see Fig. 6(b)] [28], [29].

In these figures  $Z_{th(j-c)}$ ,  $Z_{th(c-h)}$ , and  $Z_{th(h-a)}$  are the thermal impedance from junction to case, case to heat sink, and heat sink to ambient, respectively. The thermal parameters can be obtained from the manufacturer datasheets. Also  $T_j$ ,  $T_C$ ,  $T_H$ , and  $T_A$  are the semiconductor junction, case, heat sink, and ambient temperatures, respectively. Based on the semiconductors losses and the thermal model, the junction temperature of the converter semiconductors can be estimated by MATLAB [30]–[32]. Herein, the 2MBI 50F-060 IGBT module manufactured by Fuji Electric is selected for the thermal analysis. It should be




Fig. 6. (a) Thermal model of the semiconductors. (b) Foster model of the thermal impedance from junction to case.

noted that the ambient temperature is set to 40  $^{\circ}\text{C}$  and considered constant during the converter operation.

Fig. 7(a) and (b) shows the estimated junction temperatures of the semiconductors in the proposed nine-level converter at 2.5 KW and 10 KW output power, respectively. As it can be seen from the figures,  $S_{d1}$  and  $D_{d1}$  have the highest junction temperatures compared to the other semiconductors. The same results are valid for the upper semiconductors (i.e.,  $S_{u1\&2}$ ,  $D_{u1\&2}$ ,  $S_{L1}$ , and  $S_{R1}$ ); because they are switched complementary to the lower semiconductors (see Table I).

### IV. COMPARISON WITH EXISTING TOPOLOGIES

To better illustrate the benefits of the proposed step-up converter, a comparative study is carried out between the proposed circuit and other well-known single source topologies in terms of number of semiconductors, number of capacitors, and devices voltage rating for  $(2n + 1)$  levels or  $n$ -steps (see Table IV and Fig. 8).

According to Fig. 8(a) and (b), to produce a definite number of levels, the proposed converter has the least number of active switches, drivers, and capacitors among other topologies. This merits reduce size, cost, and complexity of the system. According to Fig. 8(c), the TSV comparison of different topologies shows that the proposed circuit has the lowest TSV value due to not applying end side H-bridge. Using an H-bridge converter in [16]–[18] topologies for producing a bipolar voltage is considered as a disadvantage, since four H-bridge switches should withstand voltage stresses equal to maximum output voltage. This feature can limit medium/high voltage applications of these converters.




Fig. 7. Estimated junction temperature. (a) 2.5 KW output power. (b) 10 KW output power.

TABLE IV  
COMPARISON OF THE PROPOSED CIRCUIT WITH [16], [17], [18], AND [20] FOR A  $(2N + 1)$  LEVEL OUTPUT VOLTAGE

Comparing item	[16] (2012)	[17] (2014)	[18] (2016)	[20] (2018)	Proposed
Num. of active switches (or drivers)	$3n+1$	$n+4$	$3n+1$	$5n-1$	$2\log_2^{2n} + 2$
Num. of diodes	0	$2n-2$	0	$n-1$	$2\log_2^{2n} - 2$
Num. of capacitors	$n-1$	$n-1$	$n-1$	$n-1$	$2\log_2^{2n} - 2$
H-bridge voltage stress	$n \times V_{IN}$	$n \times V_{IN}$	$n \times V_{IN}$	No need	No need
TSV ( $\times V_{IN}$ )	$7n-3$	$n^2+4n$	$0.5n^2+5n$	$5n-1$	$4n$

## V. SIMULATION AND EXPERIMENTAL VERIFICATION

### A. Simulation Results

For investigating the performance of the proposed single source converter, simulation results are carried out for a nine-level converter using MATLAB. Simulation parameters of the system are listed in Table V. Fig. 9 shows the output voltage and current waveforms under resistive and resistive-inductive loads. The output current is smooth at inductive load due to the filter




Fig. 8. Comparison of the parameters in terms of number of levels. (a) Number of active switches (or drivers). (b) Number of capacitors. (c) TSV.

TABLE V  
PROPOSED NINE-LEVEL CONVERTER PARAMETERS IN MATLAB

Parameter	Name	Value
Elements parameters	Forward voltage drop of diodes ( $V_F$ )	0.3 V
	Internal resistance of diodes ( $R_D$ )	5 m $\Omega$
	On-state resistances of switches ( $R_{ON}$ )	6 m $\Omega$
	Capacitances (C)	$C_{u1&d1}=2300 \mu\text{F}$ $C_{u2&d2}=4700 \mu\text{F}$
Circuit parameters	Input DC source ( $V_{IN}$ )	70 V
	Boost ratio (n)	4
	Output frequency ( $f_o$ )	50 Hz
	Switching frequency ( $f_i$ )	4 KHz
	Load ( $Z_L$ )	50 $\Omega$ & 100 mH

inductance. Harmonics spectrum in Fig. 9(c) shows that THD of the output voltage is 11.83%.

The voltage waveforms of the circuit capacitors are shown in Fig. 10. The  $C_{u1}$  and  $C_{d1}$  voltages oscillate between 67.6 and 69.6 V. Also, the voltage of  $C_{u2}$  and  $C_{d2}$  varies between 135 and 139.1 V. Thereby, the capacitors' voltages are changed in an acceptable range without any external balancing circuit or complicated controlling algorithm.

The proposed converter is also simulated under sudden change in the load to further validate the good performance of the proposed topology in transition conditions. For this aim, following scenarios (with different power factors) are considered and the results are shown in Fig. 11. As it can be seen from Fig. 11(a), the converter capacitors track their reference voltages (neglecting voltage drops in the paths) under sudden load change conditions. It should be noted that the converter input voltage is considered equal to 70 V in both scenarios.




Fig. 9. Simulation results. (a) Resistive load ( $Z_L = 50 \Omega$ ). (b) Resistive-inductive load ( $Z_L = 50 \Omega + 100 \text{ mH}$ ). (c) Harmonics spectrum.




Fig. 10. Capacitors' voltages.




Fig. 11. Simulation results under sudden change in the load. (a) Capacitors' voltages. (b) First scenario. (c) Second scenario.

- 1) *First scenario*: The converter load changes between  $Z_{L1} = 56 \Omega$  and  $Z_{L2} = Z_{L1} \parallel 100 \Omega + 100 \text{ mH}$  frequently [see Fig. 11(b)].
- 2) *Second scenario*: The converter load changes between  $Z_{L1} = 50 \Omega + 100 \text{ mH}$  and  $Z_{L2} = Z_{L1} \parallel 75 \Omega + 100 \text{ mH}$  frequently [see Fig. 11(c)].

Fig. 12 shows the simulation results of the proposed topology under a diode rectifier bridge which has a capacitor ( $C_{rec} = 1.2 \text{ mF}$ ) and a resistor ( $R_{rec} = 335 \Omega$ ) in parallel on its output. This figure confirms the good performance of the proposed converter under harmonic load conditions.

### B. Experimental Results

The proposed nine-level converter is also tested experimentally in order to evaluate its performance. The specifications of the prototype are listed in Table VI. In the practical tests, DSP




Fig. 12. Simulation results. (a) Capacitors' voltage. (b) Inverter output voltage and current. (c) Output voltage and current of the diode-rectifier bridge with R-C load ( $R_{rec} = 335 \Omega$ ,  $C_{rec} = 1.2 \text{ mF}$ ).

TABLE VI  
SPECIFICATIONS OF THE PROPOSED CONVERTER

Input DC source ( $V_{IN}$ )	70 V
Boost ratio ( $n$ )	4
Output power ( $P_{out}$ )	1 KW
Output frequency ( $f_o$ )	50 Hz
Switching frequency ( $f_i$ )	4 KHz
Main switches (MOSFET)	IRFP460
Diodes	RHRP15120
Optocoupler-driver	HCPL-3120
Capacitance	$C_{u1} = C_{d1} = 2300 \mu\text{F}$ $C_{u2} = C_{d2} = 4700 \mu\text{F}$
Main control chip	DSP TMS320F28335
Voltage probe	PINTEK DP-50
Current probe	FLUKE 80i-110s AC/DC




Fig. 13. (a) Switching schematic of MOSFETs. (b) Experimental setup.




Fig. 14. Experimental waveforms. (a) Resistive load ( $Z_L = 50 \Omega$ ). (b) Resistive-inductive load ( $Z_L = 50 \Omega + 100 \text{ mH}$ ).

TMS320F28335 processor generates the switches fire pulses. In order to produce ON and OFF pulses for all switches, diagram of Fig. 13(a) is applied in which the output pulses of the micro-controller are amplified by buffers. The isolation of the power and control sections of the circuit is performed by Optocoupler-driver (HCPL-3120). Ultimately, HCPLs output pulses are




Fig. 15. Capacitors' voltages in the experimental test.






Fig. 16. Experimental results for the switches' voltage waveforms in the proposed circuit.

exerted between gate and emitter bases of each switch. The laboratory prototype of the proposed converter is shown in Fig. 13(b).


Fig. 14(a) and (b) shows the output performance of the proposed converter in 50 Hz fundamental frequency under resistive and resistive-inductive loads, respectively. Each voltage step is 70 V and the maximum output voltage is 280 V. Note that a power supply with 70 V magnitude is used to obtain this maximum voltage level. This voltage boosting capability is an important advantage of the proposed circuit. The capacitors' voltages are shown in Fig. 15 which demonstrate the self-balancing potentiality of the proposed circuit.



(a)



(b)



(c)

Fig. 17. Experimental results under sudden change in the load. (a) Capacitors' voltage. (b) First scenario. (c) Second scenario.




Fig. 18. Experimental results of the capacitors' voltage, output voltage, and current under a diode-rectifier bridge with R-C load ( $R_{rec} = 335 \Omega$ ,  $C_{rec} = 1.2 \text{ mF}$ ).

Peak inverse voltage (PIV) of each switch in the proposed circuit is shown in Fig. 16. The  $S_{L1}$ ,  $S_{L2}$ ,  $S_{u1}$ , and  $S_{d1}$  switches withstand maximum voltages equal to the input source magnitude.  $S_{u2}$  and  $S_{d2}$  must tolerate voltage stresses twice the input source magnitude.  $S_{R1}$  and  $S_{R2}$  must tolerate the maximum output voltage. Thereby, the number of switches with PIV equal to the maximum output voltage has reduced from four (in converters with the end side H-bridge) to two.

Fig. 17 shows the experimental results of the proposed converter under sudden load change conditions (mentioned scenarios in Section V-A). The experimental results of the proposed converter under a nonlinear load (diode rectifier bridge with a parallel R-C load) are also brought in Fig. 18. These experimental results fully demonstrate excellent self-voltage balancing capability of the proposed circuit under different conditions and verify the feasibility and effectiveness of the proposed nine-level single source converter as an alternative for traditional/up to date multilevel converter topologies which are suitable for renewable and sustainable energy applications with low input dc sources.

The overall efficiency of the proposed nine-level converter is investigated experimentally with different loadings as depicted in Fig. 19. For this aim, DW-6090 Power Analyzer by Lutron Electronics Company has been used. As it can be seen, the lower efficiencies have been recorded with increasing the output power. These high efficiency values are occurred as a result for




Fig. 19. Experimental converter efficiency.

TABLE VII  
COMPARATIVE STUDY OF THE MULTILEVEL TOPOLOGIES IN TERMS OF THE EFFICIENCY

Topologies	$I_{Load}$ (A)	$P_{out}$ (W)	Efficiency (%)	
			Theoretical	Experimental
Proposed	1.78	250	98.18	95.9
	3.57	500	97.71	95.3
	5.53	750	97.26	93.8
	7.14	1000	96.81	92.75
[16]	0.5	5.8	85.9	84.9
[17]	3.1	247.5	Not mentioned	89.2
[18]	2	1000	90	87.5
[20]	1.9	182.4	91.7	88.93
[33]	1.29	250	93.8	Not mentioned
	5.15	1000	90.2	
[34]	3.7	219	95.23	94.18

the few involved components in the current flow paths. The measured efficiencies are in good agreement with theoretical ones.

Finally, the proposed converter is compared with other state-of-the-art topologies in terms of the efficiency in Table VII. The data listed in the table demonstrates that the proposed topology has higher efficiency in comparison with the others.


## VI. CONCLUSION

In this work, a novel step-up single source MLI has been presented for renewable and sustainable energy applications. Voltage boosting without inductors and transformers, and also generating a bipolar output voltage with no need to end side H-bridge are the most important benefits of this topology. The capacitors charging are carried out in a self-balancing form. Thereby, the proposed inverter does not require additional balancing circuits or complicated modulations. Comparative investigations with other recently-presented topologies indicate that the proposed inverter can reduce the number of circuit elements and the TSV value, which result in cost reduction of the system. The applied modulation strategy, thermal analysis, capacitances, and power losses calculations have been presented in details for the proposed circuit. The theoretical and experimental efficiencies have shown that the inverter efficiency is above 92% up

to output power of 1 KW. The nine-level output voltage THD has obtained 11.83%. Finally, the appropriate performance of the proposed topology under different conditions (such as sudden change in the load and harmonic load) has been verified by simulation and experimental results on a nine-level prototype.

## REFERENCES

- [1] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," *IEEE Ind. Electron. Mag.*, vol. 2, no. 2, pp. 28–39, Jun. 2008.
- [2] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. Kumar Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 135–151, Jan. 2016.
- [3] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-Up DC-DC converters: A comprehensive review of voltage boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017.
- [4] R. H. Baker and L. H. Bannister, "Electric power converter," U.S. Patent 3 867 643, 1975.
- [5] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- [6] A. K. Sadigh, V. Dargahi, and K. A. Corzine, "New multilevel converter based on cascade connection of double flying capacitor multicell converters and its improved modulation technique," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 6568–6580, Dec. 2015.
- [7] B. Axelrod, Y. Berkovich, and A. Ioinovici, "A cascade boost-switched-capacitor-converter-two level inverter with an optimized multilevel output waveform," *IEEE Trans. Circuits Syst.*, vol. 52, no. 12, pp. 2763–2770, Dec. 2005.
- [8] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- [9] H. Jing and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 140–147, Jan. 2006.
- [10] M. Narimani, B. Wu, and N. R. Zargari, "A novel five-level voltage source inverter with sinusoidal pulse width modulator for medium-voltage applications," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1959–1967, Mar. 2016.
- [11] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A single DC source cascaded seven-level inverter integrating switched capacitor techniques," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7184–7194, Nov. 2016.
- [12] K.-C. Tseng, C.-C. Huang, and W.-Y. Shih, "A high step-up converter with a voltage multiplier module for a photovoltaic system," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 3047–3057, Jun. 2013.
- [13] L. He and C. Cheng, "A flying-capacitor-clamped five-level inverter based on bridge modular switched-capacitor topology," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7814–7822, Dec. 2016.
- [14] Y. Hu, Y. Xie, D. Fu, and L. Cheng, "A new single-phase  $\pi$ -Type 5-level inverter using 3-terminal switch-network," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7165–7174, Nov. 2016.
- [15] A. Ioinovici, "Switched-capacitor power electronics circuits," *IEEE Circuits Syst. Mag.*, vol. 1, no. 3, pp. 37–42, Jul./Sep. 2001.
- [16] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 878–887, Feb. 2012.
- [17] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6672–6680, Dec. 2014.
- [18] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi, and L. Chang, "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5604–5617, Aug. 2016.
- [19] B. Ju Won, Y. Dong-Wook, and K. Heung-Geun, "High-voltage switch using series-connected IGBTs with simple auxiliary circuit," *IEEE Trans. Ind. Appl.*, vol. 37, no. 6, pp. 1832–1839, Nov./Dec. 2001.
- [20] A. Taghvaei, J. Adabi, and M. Rezaejad, "A self-balanced step-up multilevel inverter based on switched-capacitor structure," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 199–209, Jan. 2018.
- [21] C. H. Hsieh, T. J. Liang, S. M. Chen, and S. W. Tsai, "Design and implementation of a novel multilevel DC-AC inverter," *IEEE Trans. Ind. Appl.*, vol. 52, no. 3, pp. 2436–2443, May/Jun. 2016.
- [22] J. Liu, K. W. E. Cheng, and Y. Ye, "A cascaded multilevel inverter based on switched-capacitor for high-frequency AC power distribution system," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4219–4230, Aug. 2014.
- [23] A. Ioinovici, *Power Electronics and Energy Conversion Systems*, 1st ed. Hoboken, NJ, USA: Wiley, 2013.
- [24] A. Tsunoda, Y. Hinago, and H. Koizumi, "Level- and phase-shifted PWM for seven-level switched-capacitor inverter using series/parallel conversion," *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 4011–4021, Aug. 2014.
- [25] E. Babaei and S. S. Gowgani, "Hybrid multilevel inverter using switched capacitor units," *IEEE Trans. Ind. Electron.*, vol. 61, no. 9, pp. 4614–4621, Sep. 2014.
- [26] F. Hahn, M. Andresen, G. Buticchi, and M. Liserre, "Thermal analysis and balancing for modular multilevel converters in HVDC applications," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 1985–1996, Mar. 2018.
- [27] M. E. Adabi and J. A. Martinez-Velasco, "MMC-based solid-state transformer model including semiconductor losses," *Elect. Eng.*, pp. 1–18, 2017, doi: 10.1007/s00202-017-0640-1.
- [28] K. Ma, F. Blaabjerg, and M. Liserre, "Thermal analysis of multilevel grid-side converters for 10-MW wind turbines under low-voltage ride through," *IEEE Trans. Ind. Appl.*, vol. 49, no. 2, pp. 909–921, Mar./Apr. 2013.
- [29] M. ABB Application Note: Applying IGBTs. ABB Company, Switzerland, Aug. 13, 2012.
- [30] A. Rajapakse, A. Gole, and P. Wilson, "Electromagnetic transients simulation models for accurate representation of switching losses and thermal performance in power electronic systems," *IEEE Trans. Power Del.*, vol. 20, no. 1, pp. 319–327, Jan. 2005.
- [31] Apr. 03, 2012. [Online]. Available: <http://in.mathworks.com/matlabcentral/fileexchange/35980-loss-calculation-in-a-buck-converter-using-simpowersystems-and-simscape>.
- [32] F. Ertürk and A. M. Hava, "A detailed power loss analysis of modular multilevel converter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2015, pp. 1658–1665.
- [33] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A single DC source cascaded seven-level inverter integrating switched capacitor techniques," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7184–7194, Nov. 2016.
- [34] J. Liu, J. Wu, J. Zeng, and H. Guo, "A novel nine-level inverter employing one voltage source and reduced components as high-frequency AC power source," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2939–2947, Apr. 2017.



mission system devices.

**Meysam Saeedian** was born in 1991. He received the B.Sc. degree in electrical engineering from Arak University of Technology, Arak, Iran, in 2014 and the M.Sc. degree from Babol Noshirvani University of Technology, Babol, Iran, in 2017. He is currently working toward the Ph.D. degree in the Department of Electrical Engineering and Automation, Aalto University, Espoo, Finland.

His research interests include design of power electronic converters, applications of power electronics in renewable energy systems, and flexible ac trans-



**Mohammad Ebrahim Adabi** was born in 1985. He received the B.Sc. and M.Sc. degrees in electrical engineering in 2008 and 2011, and the Ph.D. degree in electrical engineering from Universitat Politècnica de Catalunya, Barcelona, Spain, in 2018.

His research interests include design and modeling of power electronic converters for renewable energy applications, and modular multilevel converters.



**Seyyed Mehdi Hosseini** was born in Sari, Iran, on September 18, 1978. He received the B.Sc. and M.Sc. degrees in electrical engineering in 2000 and 2002 and the Ph.D. degree in electrical engineering from Iran University of Science and Technology, Tehran, Iran, in 2009.

He is currently an Assistant Professor in the Department of Electrical Engineering, Babol Noshirvani University of Technology, Babol, Iran.



**Jafar Adabi** was born in 1981. He received the B.Eng. and M.Eng. degrees from Mazandaran University, Babol, Iran, in 2004 and 2006, respectively. He received the Ph.D. degree from the School of Engineering Systems, Queensland University of Technology, Brisbane, Qld., Australia, in 2010.

He is currently an Associate Professor at Babol Noshirvani University of Technology, Babol, Iran. His research interests are the optimal design and high frequency modeling of power electronics and motor drive systems for EMI analysis.



**Edris Pouresmaeil** (M'14–SM'17) received the Ph.D. degree in electrical engineering from the Technical University of Catalonia (UPC-Barcelona Tech), Barcelona, Spain, in 2012.

After his Ph.D. he joined the University of Waterloo, Waterloo, Canada as a Post-Doctoral Research Fellow and then joined the University of Southern Denmark (SDU), Odense, Denmark, as an Associate Professor. He is currently an Associate Professor with the Department of Electrical Engineering and Automation, Aalto University, Espoo, Finland. His main

research activities focus on the application of power electronics in power and energy sectors.