

A Reduced Switch Hybrid Multilevel Unidirectional Rectifier


Debranjana Mukherjee  and Debaprasad Kastha , *Member, IEEE*

Abstract—Nonregenerative pulswidth-modulated (PWM) rectifiers are increasingly being considered for applications, where the power flow is unidirectional, such as power supplies for telecommunications, X-ray, the machine-side converter for wind energy conversion systems, etc. They use fewer active switches, which increase their power density and reduce cost. This paper proposes a novel reduced switch topology for a multilevel (five-level or higher) non-regenerative PWM rectifier. It uses only four controlled switches and eight diodes per phase for a five-level rectifier. Half of the diodes are naturally commutated (zero current switching) at the line frequency, which reduces switching losses. This topology has several other advantages compared to similar topologies reported in the literature, such as minimum voltage stress across the devices, elimination of transient voltage-balancing snubbers, no extra hardware for balancing the flying capacitors, the dc-link mid-point voltage, etc. In this paper, switching cycle average modeling and the carrier-based modulation strategy for this rectifier are also presented to maintain a balanced dc link and to regulate flying capacitor voltages, while achieving unity displacement factor at the rectifier input terminals. The overall performance of the rectifier is verified by experimental results.

Index Terms—AC–DC converter, flying capacitor (FC), multilevel converter, neutral point clamped (NPC), three-phase rectifier, unity power factor (upf) rectifier.

I. INTRODUCTION

MULTILEVEL converters have several advantages over their two-level counterparts, such as reduced voltage stress on the semiconductor devices, lower switching frequency (or reduction in filter size), lower common-mode voltage, lower dv/dt , and, hence, lower electromagnetic interference [1]–[3]. For medium-voltage (MV) applications, where a common dc link is a requirement, the most established and commercialized topologies are diode-clamped (neutral point clamped, NPC [4]) and capacitor-clamped (flying capacitor, FC) converters [2]. The three-level NPC converter has been very popular because of its simpler structure, with less number of semiconductor devices and capacitors [5]. For higher number of levels, in the NPC structure, several clamping diodes are to be connected in series, which increases the conduction and switching losses [5] and



(a) 5L-FC-ANPC

(b) 5L-DFC-ANPC

Manuscript received November 17, 2017; revised March 28, 2018; accepted May 11, 2018. Date of publication May 14, 2018; date of current version February 5, 2019. Recommended for publication by Associate Editor G. Konstantinou. (Corresponding author: Debranjana Mukherjee.)

The authors are with the Department of Electrical Engineering, Indian Institute of Technology Kharagpur 721302, India (e-mail:




Fig. 3. Different current flowing paths of the proposed rectifier for different switching states. (a)–(d) For positive current. (e)–(h) For negative current. (a) (0 0 X X). (b) (1 0 X X). (c) (0 1 X X). (d) (1 1 X X). (e) (X X 0 0). (f) (X X 0 1). (g) (X X 1 0). (h) (X X 1 1).

to the ac input phase (“R”-phase) by the line frequency diodes (D_{1R} , D_{2R} , D_{5R} , and D_{6R}). During the positive half cycle, the top FC unit consisting of high-frequency devices (S_{1R} , S_{2R} , D_{3R} , and D_{4R}) and capacitor C_{1R} generates the PWM waveforms. The bottom FC unit with the high-frequency devices (S_{3R} , S_{4R} , D_{7R} , and D_{8R}) and capacitor C_{2R} does the same during the negative half cycle. The PWM waveforms generated by the top and bottom FC units are applied to the ac input by diodes D_{1R} and D_{2R} and diodes D_{5R} and D_{6R} , respectively. During the positive half cycle of the line current, only the top half of the circuit is active, while the bottom half is idle and vice versa. Therefore, the average switching frequency of the devices becomes half of the carrier frequency. When i_R is positive (see Fig. 2), there are four possible current paths dictated by the switching conditions of S_{1R} and S_{2R} , as shown in Fig. 3(a)–(d). During this interval, S_{3R} and S_{4R} have no control over the circuit operation. Similarly, for negative i_R , four possible current paths exist [see Fig. 3(e)–(h)]. Now, S_{1R} and S_{2R} have no control over the circuit operation.

Under normal operating conditions, FC voltages are $V/4$ and the dc link is balanced, i.e., positive link is at $+V/2$ and the negative link is at $-V/2$. Table I shows the circuit conditions under different operating modes. There are two states to

TABLE I
OPERATING MODES OF THE PROPOSED RECTIFIER

i_R	Switching signals (S_{1R} S_{2R} S_{3R} S_{4R})	State S_R	v_{RO}	C_{1R}	C_{2R}	i_{OR}
+Ve	(0 0 X X)	+2	$+V/2$	N.A	N.A	0
	(1 0 X X)	+1D	$+V/4$	D	N.A	0
	(0 1 X X)	+1C	$+V/4$	C	N.A	+Ve
	(1 1 X X)	0	0	N.A	N.A	+Ve
-Ve	(X X 0 0)	-2	$-V/2$	N.A	N.A	0
	(X X 0 1)	-1D	$-V/4$	N.A	D	0
	(X X 1 0)	-1C	$-V/4$	N.A	C	-Ve
	(X X 1 1)	0	0	N.A	N.A	-Ve

X: Don't care condition

C: Charging, D: Discharging, N.A: Not affected

generate $v_{RO} = +V/4$ for positive i_R : one of them charges the top FC and the other discharges it. These two redundant switching states are used to control the voltage of the top FC. Similarly, two redundant switching states are there to control the bottom FC voltage. As the FCs carry current only for half the cycle, the root-mean-square current flowing through the capacitor is $\sqrt{2}$ times smaller than that of a 5L-FC-ANPC [see Fig. 1(a)]. So, a longer lifetime can be expected from these FCs.

TABLE II
COMPARISON OF THE FIVE-LEVEL CONVERTER TOPOLOGIES

Topology	Switch	Diode	Flying Capacitor
Bidirectional Topologies			
5L-NPC	24	36*	0
5L-FC	24	0	18
5L-FC-ANPC [9]	36*	0	3
5L-DFC-ANPC [13]	36	0	6
Unidirectional Topologies			
Topology in [20]* ¹	12	24*	9
Topology in [22]* ¹	12	36*	0
Topology in [23]* ¹	24*	24*	0
Proposed Topology	12	24	6

*: Series connection of high frequency switching devices

*¹: Required extra hardware circuit for voltage balancing

Under normal operating conditions, the blocking voltages of the high-frequency diodes (i.e., D_{3R} , D_{4R} , D_{7R} , and D_{8R}) and the switches are $V/4$. However, voltage stress across the series-connected line frequency diodes is $V/2$. To make the voltage stresses of all the semiconductor devices same, a series connection of two line frequency diodes is used considering that the blocking voltage will be shared equally between the two diodes by static voltage-balancing snubber circuits.

It can be seen from Fig. 3 that diodes D_{1R} and D_{2R} are continuously ON for positive i_R and D_{5R} and D_{6R} are ON for negative i_R . The commutation of these diodes happens only when the line current changes its direction. So, during the commutation interval, zero or very small current flows through the diodes, making the transition less lossy. Besides, this smooth changeover eliminates the requirement of transient voltage-balancing snubber circuits for the series-connected diodes. However, static voltage-balancing resistors are to be connected to ensure equal sharing of blocking voltage. The proposed topology is compared with other existing five-level topologies in terms of the switch, diode, and FC count in Table II. All the devices in this table are assumed to block the same dc voltage $V/4$.

The proposed rectifier topology can be extended for a higher number of levels. A general N -level circuit topology is shown in Fig. 4. As the topology is symmetric about the dc-link midpoint, the number of levels should be odd and equal to or more than five. Each of the top and bottom units is $\frac{(N+1)}{2}$ -level unidirectional FC converter. These are connected to the ac phase through the strings of diodes, which operate at the line frequency. No transient snubber circuit is required for these strings. Each FC unit voltage can be controlled by the redundant switching states. However, dedicated voltage-balancing mechanism is required for the series-connected capacitors. The voltage stresses of all diodes, switches, and capacitors are equal to $\frac{V}{(N-1)}$. The modulation and control strategies discussed in Section III can be generalized and applied to control this N -level unidirectional rectifier.

III. MODELING AND CONTROL

It is well known that for a given dc-link voltage (hence device voltage rating) and current rating of the devices, a unidirectional




Fig. 4. N -level generalized topology of the proposed converter.

rectifier (such as the proposed rectifier) handles the maximum active power when operated at upf at its input terminals [27], [28]. In order to ensure upf operation of the proposed rectifier under both during transient and steady-state conditions, an input current reference-frame-oriented modeling and control strategy of the rectifier is proposed in this section. As will be pointed out, this control strategy is considerably simpler to implement compared to the conventional input-voltage-oriented reference-frame-oriented control strategy.

A. Modeling the Proposed Grid-Connected Rectifier in the Input-Current-Oriented Reference Frame

The dynamics of the proposed grid-connected rectifier can be described in the space vector notation as

$$\vec{e} = \vec{v} + R\vec{i} + L\frac{d\vec{i}}{dt} \quad (1)$$

where \vec{e} , \vec{v} , and \vec{i} are the grid voltage, rectifier pole voltage, and line current vectors, respectively. L and R are the equivalent series inductance and resistance of the source, respectively. If the system is modeled in the input voltage vector (\vec{e}) reference frame [see Fig. 5(a)], then

$$\begin{cases} e_q = |e| = v_q + Ri_q + L\frac{di_q}{dt} + \omega_e Li_d \\ e_d = 0 = v_d + Ri_d + L\frac{di_d}{dt} - \omega_e Li_q = 0 \end{cases} \quad (2)$$

where ω_e is the angular speed of the input voltage vector and the q -axis of the reference frame is aligned along \vec{e} . To implement the control system in this reference frame, two current controllers (one for i_q and another for i_d) are required. Also, the input voltage vector needs to be either sensed or estimated. Even then, it is not possible to ensure upf operation at the rectifier input terminals (for maximum utilization of the rectifier VA




Fig. 5. Space vectors of the rectifier in the (a) input-voltage- and (b) input-current-oriented reference frame.

rating as pointed out earlier) since the line reactance (including source impedance) will, in general, be variable. Moreover, as discussed in [29], in this reference frame, the limiting values of v_q and v_d imposed by voltage, current, and power factor limitations of the upf rectifier vary with the position of the reference frame with respect to the stationary $\alpha\beta$ frame and are interdependent, which makes them difficult to be computed online. To avoid all these problems, the system is modeled in the input current vector reference frame [see Fig. 5(b)], where the q -axis is aligned along the current vector \vec{i} . For upf operation at the rectifier input terminals, the modulator ensures the alignment of \vec{v} along \vec{i} at all time. Under these conditions, we have

$$\begin{cases} i_d = 0, v_d = 0; \text{ hence, } i_q = i, v_q = v \\ \theta_v = \theta_i; \omega_i = \text{the angular speed of } \vec{i}. \end{cases} \quad (3)$$

The combination of (1) and (3) yields

$$\begin{cases} e_q = |e| \cos \theta = v + Ri + L \frac{di}{dt} \\ e_d = -|e| \sin \theta = -\omega_i Li \\ \omega_i = \frac{d\theta_i}{dt} = \omega_e - \frac{d\theta}{dt}. \end{cases} \quad (4)$$

The inductor (L), used for filtering out the switching frequency components of the line current, is usually very small, which makes $e_d \ll e_q$ and $e_q \approx |e|$.

Fig. 6 shows the model of the system in the input-current-oriented reference frame based on (4). Only one proportional-integral (PI) controller is required, which controls the magnitude of the current space vector, i . Sensing or estimation of the instantaneous input voltages is not required to implement the controller. However, it does require the value of $|e|$ in the feed-forward term, which is a constant for normal grid-connected operation. The angular speed of the input current vector " ω_i " is found by a phase-locked-loop block, as shown in Fig. 6. The small-signal model of the system given by (4) can be shown to be very highly damped under all operating conditions. Therefore, for all practical purposes even under transient conditions, ω_i may be chosen to be equal to the angular frequency of the grid voltage ω_e , which is a constant under normal operating conditions. Moreover, as \vec{v} is always along \vec{i} , from the space vectors of an unidirectional rectifier (VIENNA rectifier [26]), the maximum value of average v that can be generated at any instant is




Fig. 6. System model in the current-oriented reference frame and its current controller.

given by

$$v|_{\max} = \frac{\sqrt{3}}{2} V \quad (5)$$

which is proportional to the dc-link voltage V only and does not depend on the position of the reference frame unlike in an input-voltage reference-frame-oriented controller.

B. Switching Cycle Average Model of the Proposed Converter

At any instant, the pole voltages of the proposed rectifier with respect to the dc-link mid-point (V_{XO} ; $X = \{R, Y, B\}$) are determined by the switching signals and the phase current as

$$\begin{cases} V_{XO} = +\frac{V}{4}(2 - S_{1X} - S_{2X}), & \text{if } i_X \text{ is + ve} \\ V_{XO} = -\frac{V}{4}(2 - S_{3X} - S_{4X}), & \text{if } i_X \text{ is - ve} \end{cases} \quad (6)$$

where S_{iX} ($i = \{1, 2, 3, 4\}$) are the switching states that take the value 1 when the corresponding switch is "ON" and 0 otherwise. As can be seen in Fig. 3 and Table I, the role of S_{1R} in charging or discharging the FC C_{1R} is the same as that of S_{4R} for C_{2R} . Also, it can be noted that when S_{1R} is active, S_{4R} has no control over the circuit operation and vice versa. So, for simplicity, switching states S_{1R} and S_{4R} can be made the same. With the same logic, switching states S_{2R} and S_{3R} can also be made the same. Hence, the pole voltages of the proposed rectifier can be rewritten as

$$V_{XO} = \text{sgn}(i_X) \left[\frac{V}{4}(2 - S_{1X} - S_{2X}) \right] \quad (7)$$

where $\text{sgn}(i_X)$ is the polarity (sign) of the corresponding phase current. In the continuous conduction mode, neglecting the ripples in the dc link and FC voltages, the average rectifier pole voltages in a switching period are

$$v_{XO} = \text{sgn}(i_X) \left[\frac{V}{4}(2 - d_{1X} - d_{2X}) \right] \quad (8)$$




Fig. 7. Carrier-based modulation strategy.

where d_{1X} and d_{2X} are the duty ratios of the switches (S_{1X} or S_{4X}) and (S_{2X} or S_{3X}), respectively. Applying Kirchoff's voltage law to the three phases of the grid, we obtain

$$e_{xN} = L \frac{di_X}{dt} + v_{XO} + v_{ON} \quad (9)$$

where e_{xN} ($x = \{r, y, b\}$) are the grid phase voltages with respect to the grid neutral, as shown in Fig. 2. For a balanced three-phase three-wire system, we have

$$i_R + i_Y + i_B = 0 \quad (10)$$

$$e_{rN} + e_{yN} + e_{bN} = 0. \quad (11)$$

The average rectifier pole voltages (V_{XO}) and the terminal voltages of the rectifier with respect to the supply neutral point (V_{XN}) are related as

$$v_{XO} = v_{XN} + K(t) \quad (12)$$

where $K(t)$ is an arbitrary time-varying signal (zero-sequence component).

If the rectifier is controlled to have a sinusoidally varying input current at unity terminal power factor, then

$$\begin{cases} v_{rN} = v^* \cos(\theta_i(t)) \\ v_{yN} = v^* \cos(\theta_i(t) - \frac{2\pi}{3}) \\ v_{bN} = v^* \cos(\theta_i(t) + \frac{2\pi}{3}) \end{cases} \quad (13)$$

where $\theta_i(t)$ is the instantaneous position of the current vector \vec{i} with respect to the stationary reference frame and v^* is the desired magnitude of the rectifier input voltage, which is generated by the input current controller (see Fig. 6). The combination of

(8), (12), and (13) gives

$$\begin{cases} 2m_R := (2 - d_{1R} - d_{2R}) = \frac{4v^*}{V} |\cos(\theta_i(t))| \\ \quad + \frac{4K(t)}{V} \operatorname{sgn}(i_R) \\ 2m_Y := (2 - d_{1Y} - d_{2Y}) = \frac{4v^*}{V} |\cos(\theta_i(t) - \frac{2\pi}{3})| \\ \quad + \frac{4K(t)}{V} \operatorname{sgn}(i_Y) \\ 2m_B := (2 - d_{1B} - d_{2B}) = \frac{4v^*}{V} |\cos(\theta_i(t) + \frac{2\pi}{3})| \\ \quad + \frac{4K(t)}{V} \operatorname{sgn}(i_B). \end{cases} \quad (14)$$

Equation (14) is the key equation to implement the modulator to generate the switching pulses, as discussed in the next subsection.

C. Carrier-Based Modulation Strategy

Various modulation strategies, such as carrier-based technique [30] or space vector modulation strategy [31], can be adopted to generate the PWM signals for the proposed rectifier. Apart from generating the required average line-to-line voltage, the modulation strategies for this topology should also ensure that the dc-link mid-point voltage is balanced and the FC voltages are controlled to their nominal values. Such a carrier-based modulation strategy, following (14), is presented in this subsection for this rectifier.

Equation (14) can be written as

$$\begin{cases} (1 - d_{1R}) + (1 - d_{2R}) = 2m_R \\ (1 - d_{1Y}) + (1 - d_{2Y}) = 2m_Y \\ (1 - d_{1B}) + (1 - d_{2B}) = 2m_B. \end{cases} \quad (15)$$

Under normal operating conditions, to keep the FC voltages unchanged in a switching period, d_{1X} and d_{2X} must be equal,




Fig. 8. Carrier signal generation strategy.

which gives

$$\begin{cases} (1 - d_{1R}) = (1 - d_{2R}) = m_R \\ (1 - d_{1Y}) = (1 - d_{2Y}) = m_Y \\ (1 - d_{1B}) = (1 - d_{2B}) = m_B. \end{cases} \quad (16)$$

Equation (16) can be implemented by a modulator by comparing the modulating signals m_X ($X = \{R, Y, B\}$) with the phase-shifted triangular carriers (PSC). Fig. 7 shows the PWM generated by this modulation strategy using PSC with sinusoidal modulating signals for the ‘‘R’’ phase. The carrier signals $C_{14,X}$ and $C_{23,X}$ are used to generate the pulses for (S_{1X}, S_{4X}) and (S_{2X}, S_{3X}) , respectively. Depending upon the current direction and the magnitude of the modulation signal, $C_{14,X}$ is generated from C_1 and C_4 , and $C_{23,X}$ is generated from C_2 and C_3 as per Fig. 8.

It can be seen in Fig. 7 that the switching transitions are evenly distributed among the top and bottom switches. Also, the total number of switchings of the high-frequency diodes is the same as that of the active switches. So, the switching loss is evenly distributed among the eight high-frequency devices. Since the topology is symmetric for positive and negative half cycles, a better distribution of conduction losses can be achieved compared to that of a 5L FC-ANPC structure [9], [10] [see Fig. 1(a)].

1) *FC Voltage Control*: Under normal operation, the duty ratios (d_{1X} and d_{2X}) are equal to maintain FC voltages unchanged over a switching period. However, active controllers need to be implemented for regulating the FC voltages, modifying the duty ratios (d_{1X} and d_{2X}) from their nominal values ($d_{1X} = d_{2X}$) while keeping ($d_{1X} + d_{2X}$) same as in (14). The duty ratios (d_{1X} and d_{2X}) are modified by the FC voltage regulators as

$$\begin{cases} (1 - d_{1X}) = m_X + \Delta m_X = m_{X1} \\ (1 - d_{2X}) = m_X - \Delta m_X = m_{X2}. \end{cases} \quad (17)$$

Fig. 9 shows the effect of addition/subtraction of a positive constant (Δm_R , output of the FC voltage regulator) to the modulating signal (m_R) on the rectifier input voltage and switching signals. It can be seen in Fig. 9(a) that when $\Delta m_R = 0$, both switches S_{1R} and S_{2R} conduct for the same duration. In Fig. 9(b), Δm_R is added to the modulating signal to generate the gate signal of S_{1R} , and the same is subtracted for switch S_{2R} . Now, the conduction time for S_{1R} decreases, whereas, for S_{2R} , it increases, which makes the switching cycle average value of the rectifier input voltage to remain the same. However,




Fig. 9. Effects of addition/subtraction of a constant to the modulating signal on the rectifier input voltage and switching signals (a) before modification and (b) after modification.




Fig. 10. Model of the FC voltage dynamics and its controller.




Fig. 11. Model of the dc-link mid-point voltage dynamics and its controller.

as S_{2R} conducts longer than S_{1R} , a positive average current flows through the FC C_{1R} , which increases its voltage. Reverse will happen when Δm_R is negative. So, by controlling Δm_R , the voltage of the active FC can be controlled. The effect of Δm_R on the FC voltage can be expressed as

$$v_{FC} = 2 \int \left[\frac{|i_X|}{C_X} \Delta m_X \right] dt \quad (18)$$

where C_X is the capacitance value of the FC under consideration. Fig. 10 shows the FC voltage dynamics along with a proportional controller to regulate the FC voltage, where V_{FC}^* is the reference value for the FC voltage controller. It is to be noted that only one FC voltage can be regulated in each half cycle. However, as no current flows through the other FC, its voltage remains constant.

2) *DC-Link Mid-Point Voltage Control*: For dc-link voltage balancing, a common-mode voltage [K_t in (14)] is to be injected to the phase voltage waveforms [17]. If $K(t) \neq 0$ in (14), then




Fig. 12. Block diagram of the complete control system.

the modulation signals are

$$\begin{cases} m_R = m^* |\cos(\theta_i(t))| + k(t) \operatorname{sgn}(i_R) \\ m_Y = m^* |\cos(\theta_i(t) - \frac{2\pi}{3})| + k(t) \operatorname{sgn}(i_Y) \\ m_B = m^* |\cos(\theta_i(t) + \frac{2\pi}{3})| + k(t) \operatorname{sgn}(i_B) \end{cases} \quad (19)$$

where $m^* = \frac{2v^*}{V}$ and $k(t) = \frac{2K(t)}{V}$.

Under normal operating conditions, when $d_{1X} = d_{2X}$, from (16), we have

$$d_{2X} = 1 - m_X. \quad (20)$$

Switching cycle average of current i_0 flowing into the mid-point of the dc link can be calculated as

$$i_0 = (d_{2R} i_R) + (d_{2Y} i_Y) + (d_{2B} i_B). \quad (21)$$

Using (20) and (19) in (21), we obtain

$$\begin{aligned} i_0 &= -\{(m_R i_R) + (m_Y i_Y) + (m_B i_B)\} \\ &= -\{(m_{R0} i_R) + (m_{Y0} i_Y) + (m_{B0} i_B)\} \\ &\quad - k(t)[|i_R| + |i_Y| + |i_B|] \end{aligned} \quad (22)$$

where m_{R0} , m_{Y0} , and m_{B0} are, respectively, the modulation signals m_R , m_Y , and m_B given by (19) with $k(t) = 0$. In (22), the switching cycle average value of i_0 can be made zero for $k(t) = k_0(t)$, where

$$k_0(t) = \frac{-\{(m_{R0} i_R) + (m_{Y0} i_Y) + (m_{B0} i_B)\}}{\{|i_R| + |i_Y| + |i_B|\}}. \quad (23)$$

The addition of $k_0(t)$ to the modulation signals as per (19) has no control over the line current; however, it ensures zero average current flowing into the dc-link mid-point from the rectifier side. A feedback controller is required to compensate the effects of

the nonidealities in the system and/or unbalanced dc loading. For designing the controller, first, the dc-link mid-point voltage dynamics is modeled as follows:

$$C_0 \frac{d(v_{c02} - v_{c01})}{dt} = i_0 - i_{0L} \quad (24)$$

where i_{0L} is the dc-link mid-point load current. The dc-link capacitors are considered to have the same value, C_0 . DC-link mid-point current, i_0 is given by (22), in which $k(t)$ has two components: a feed-forward term $k_0(t)$ and a feedback term Δk . If $k_0(t)$ is generated as per (23), (22) becomes

$$i_0 = -\Delta k[|i_R| + |i_Y| + |i_B|]. \quad (25)$$

Combining (24) and (25), we obtain

$$C_0 \frac{d(v_{c02} - v_{c01})}{dt} = -\Delta k[|i_R| + |i_Y| + |i_B|] - i_{0L}. \quad (26)$$

Equation (26) describes the dynamic behavior of the dc-link mid-point voltage. A PI controller, as shown in Fig. 11, is designed to generate Δk and make the closed-loop system to follow a second-order equation

$$-(v_{c02} - v_{c01}) \left(K_{p0} + \frac{K_{i0}}{s} \right) = C_0 s (v_{c02} - v_{c01}) + i_{0L} \quad (27)$$

where K_{p0} is the proportional gain and K_{i0} is the integral gain of the controller. K_{p0} and K_{i0} are chosen to give suitable control bandwidth and damping ratio. K_{i0} is designed from

$$K_{i0} = \omega_n^2 C_0 \quad (28)$$

where ω_n is the desired control bandwidth. K_{p0} is designed from

$$K_{p0} = 2\xi\omega_n C_0 \quad (29)$$

where ξ is the desired damping ratio.




Fig. 13. Laboratory prototype of the proposed five-level rectifier.

TABLE III
RATINGS AND PARAMETERS OF THE EXPERIMENTAL SETUP

System Ratings and Parameters	
Rated Input Voltage	125 V
Frequency	50 Hz.
DC-link Voltage	220 V
Rated Input Current	16 A
Filter Inductance (excluding auto-transformer)	2.5 mH
DC-link Capacitor	3000 μ F each
Flying Capacitors	1000 μ F each
Controller Parameters	
Carrier Frequency	1 kHz.
Line current controller's bandwidth	250 Hz.
DC-link voltage controller's bandwidth	50 Hz.
DC-link mid-point voltage controller's bandwidth	50 Hz.
FC voltage controller's proportional gain	0.005 per Volt

The overall block diagram of the control strategy for the proposed grid-connected rectifier is shown in Fig. 12. There are several control loops, such as the outer dc-link voltage and inner current control loops, and dc-link mid-point and FC voltage control loops. The control strategy requires sensing of two input currents, two dc-link voltages, and six FC voltages. Grid voltage sensors are not required for the implementation.

IV. EXPERIMENTAL RESULTS

To verify the proposed topology and the effectiveness of the control and modulation strategies, experiments were conducted on a laboratory prototype (see Fig. 13) of the proposed five-level rectifier. Ratings and parameters of the experimental setup are given in Table III. The rectifier is designed with discrete MOSFETs (IRFP260NPBF) and diodes (VS-60CPU02-F) and is connected to a 230-V 50-Hz three-phase grid through an auto-transformer and filter inductors. For experimentation, the auto-transformer output is set to 125 V. The dc output of the rectifier is connected to a 220-V 5-kW load box with a load resolution of 0.5 kW. The controller for the rectifier is implemented in an

OPAL-RT (OP4500) controller, which takes ten input signals (two line currents, two dc-link voltages, and six FC voltages). Considering the usefulness of the proposed converter for MV applications, the carrier frequency is maintained at 1 kHz. (Average switching frequency of the devices is 500 Hz, as they conduct only for half the fundamental cycle.) Parameters of the various controllers are listed in Table III. The PWM signals generated by the controller are applied to the inputs of the gate drivers of the rectifier.

Fig. 14 shows the experimental waveforms of the rectifier in the steady state at an input voltage of 125 V, a frequency of 50 Hz, an output dc-link voltage of 220 V, and a load power of 2.5 kW. Fig. 14(a) shows all the line currents (i_R , i_Y , and i_B) along with the PWM line–line voltage (v_{RY}). The line currents are balanced, and the line–line voltage v_{RY} is seen to have nine levels, which is the characteristic feature of a five-level converter. In Fig. 14(b), the line current i_R is shown to be in phase with the “R”-phase voltage with respect to the grid neutral (v_{RN}^*), which is generated as per (13) inside the controller. The average “R”-phase voltage with respect to the dc-link mid-point (v_{RO}^*) along with its PWM waveform (v_{RO}) is also shown in Fig. 14(b). It is to be noted that v_{RO}^* differs from v_{RN}^* by a common-mode voltage, as calculated by using (23). Fig. 14(c) shows the effectiveness of the dc-link mid-point voltage controller and the FC voltage controllers by the waveforms of the individual dc-link voltages (v_{c01} and v_{c02}) and the FC voltages of the “R”-phase (v_{c1R} and v_{c2R}). Even though each FC voltage is regulated in alternate half cycles of the line current, overall, they are maintained to be equal by the proposed controller. Fig. 14(d) shows the blocking voltages of the series-connected diodes of the “R”-phase ($v_{D1,R}$, $v_{D2,R}$) along with the line current (i_R). Both the diodes are ON for positive i_R and are sharing the blocking voltage equally when the current is negative. The equal sharing of blocking voltage is ensured by the equal value resistors (100 k Ω) connected across the individual series-connected diodes. Fig. 14(e) shows the line current (i_R) along with the supply voltages after and before the autotransformer (e_{ry} and $e_{ry,grid}$, respectively). In the input-voltage-sensor-based control strategy, the line voltage after the transformer (e_{ry}) has to be used, since the actual grid may be far off and $e_{ry,grid}$ may not be available for measurement. The harmonic spectrum of the line voltage (e_{ry} , total harmonic distortion (THD) = 2.44%) and the line current (i_R , THD = 2.49%) are shown side by side in Fig. 14(f). It shows that the line voltage contains some lower order harmonics (i.e., fifth, seventh, 11th, and 13th). As the current controller bandwidth had to be restricted to only 250 Hz (due to the limited carrier frequency of 1 kHz), the controller could not eliminate the effects of these harmonics (250, 350, 550, and 650 Hz) present in the line voltage. Therefore, prominent harmonic contents at those frequencies are observed in the line current spectrum in Fig. 14(f). However, for MV applications, the grid voltage is expected to be much cleaner, which may improve the current quality further.

The THD of the line current is reduced as the load is increased, as shown in Fig. 15(a). The power factor of the topology at the rectifier terminals is always maintained at unity. However, at the source terminals, the power factor deviates more from unity,




Fig. 14. Experimental results showing various steady-state waveforms of the proposed rectifier (input voltage: 125 V, 50 Hz, output dc-link voltage: 220 V, load: 2.5 kW).




Fig. 15. Quantitative plots. (a) THD. (b) Source displacement factor and power factor. (c) Efficiency as a function of load power.

as the load increases because of the voltage drop across the filter inductors, as can be seen in Fig. 15(b). The figure shows the variation of the displacement factor (experimental) and the power factor (experimental) at the source terminals with load power. Variation of the displacement factor is also theoretically calculated from the source voltage, line current, and the line impedance values and plotted in Fig. 15(b) [displacement factor (theoretical)]. As the current quality improves with load, the difference between the displacement factor and the power factor reduces, as can be seen in the figure. The power factor at the source is always maintained above 0.988 over the entire load range. The converter efficiency for different loading conditions is plotted in Fig. 15(c). It is found that the efficiency of the converter is always more than 97%, and the maximum efficiency is 98.75% at 1.11 kW. For all the experimental results shown in Fig. 15, the input voltage, the frequency, and the output




Fig. 16. Experimental results showing various starting responses of the proposed rectifier with the control strategy.

voltage were maintained constant at 125 V, 50 Hz, and 220 V, respectively.




Fig. 17. Experimental results showing various transient responses of the proposed rectifier with the control strategy. (a) Load is decreased from 2.5 to 2 kW at Q. (b) Load is increased from 2 to 2.5 kW at R.




Fig. 18. Experimental results showing the performance of the dc-link mid-point voltage controller; a voltage-balancing controller is turned ON at S.

Fig. 16 shows the starting responses of the line current i_R , individual dc-link voltages v_{C01} and v_{C02} , the total dc-link voltage v , and the FC voltages of the “R”-phase (v_{c1R} , v_{c2R}) of the proposed rectifier. In Fig. 16(a), the controller is turned ON at P_1 . Before P_1 , the converter was working as a three-phase diode bridge rectifier, and after P_1 , it takes around 50 ms to reach the steady state. In Fig. 16(b), when controller was OFF, none of the FCs was charged. At P_2 , when the controller is turned ON, the FC voltages start being regulated and reach their reference of 55 V after a transient time of around 75 ms. It is to be noted that, in practice, FCs have to be precharged to the target value to avoid overvoltage across the semiconductor devices during starting. A startup procedure with a series-connected resistor for the FC rectifier has been proposed in [32], which can also be used for the proposed topology.

Fig. 17 shows transient responses of the line current i_R , individual dc-link voltages v_{C01} and v_{C02} , and one of the FC voltages of the “R”-phase (v_{c1R}) of the proposed rectifier during the load change. In Fig. 17(a), the load on the dc side is decreased from 2.1 to 1.6 kW at the instant Q. The dc load is increased from 1.6 to 2.1 kW at the instant R in Fig. 17(b). It is seen in these figures that due to these load changes, the dc-link voltages deviate from their nominal values by a maximum of 8 V for about 50 ms. However, the FC voltage is seen to be unaffected by the load change.

To show the effectiveness of the dc-link mid-point voltage controller, an experiment was conducted with unbalanced loading on the dc link. Unbalanced loading was obtained by connecting a 20- Ω (2.5-kW, 220-V) resistor across the full dc link and another 150- Ω resistor across the lower capacitor (v_{c2}). The dc-link mid-point voltage controller is turned ON at S. Fig. 18 shows that the dc link was not balanced and the modulation

signal (m_R) was of rectified sinusoidal type before the instant S. After the instant S, the dc-link mid-point voltage is brought to the balanced condition within 23 ms. Also, the addition of a feedforward term [see (23)] to the modulation signal reduces its peak by about 0.1, which increases the linear modulation range. The figure also shows the in-phase relationship of the line current and the modulation signal, which confirms the controllability of the dc-link mid-point voltage during the whole interval of the fundamental period.

V. CONCLUSION

In this paper, a reduced switch multilevel rectifier based on the dual FC and NPC topology is proposed, which can be extended to any odd (more than five) number of levels. It uses only four controlled switches and eight diodes per phase for a five-level rectifier. This hybrid topology combines the advantages of NPC- and FC-based converters. The rectifier topology is useful for unidirectional power flow applications. As it can handle higher voltages with a higher number of levels, it is suitable for MV applications.

The switching cycle average model of the proposed rectifier and the carrier-based modulation strategy are presented in this paper. It is shown that input voltage sensors are not required for implementation when the rectifier is controlled at unity terminal power factor in the input-current-oriented reference frame. No extra hardware circuit is required for dc-link mid-point voltage balancing and FC voltage control. Experimental results verify that the converter maintains the efficiency to more than 97% for the full-load range and a maximum efficiency of 98.75%. The THD of the line current is found to be within the limit. However, due to the distortion in the supply voltage, lower order harmonics are found to be present in the line current, which can be eliminated if the switching frequency is increased in low-voltage applications. In MV applications (where the switching frequency cannot be increased), the supply voltage distortion is expected to be much lower, which will also improve the input current quality further. It is also experimentally established that even though the rectifier is controlled to maintain upf at the rectifier terminals, the source power factor also remains higher than 0.988 over the entire range.

REFERENCES

- [1] J. Rodríguez, J. S. Lai, and F. Z. Peng, “Multilevel inverters: A survey of topologies, controls, and applications,” *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [2] J. Rodríguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, “Multilevel voltage-source-converter topologies for industrial medium-voltage drives,” *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [3] S. Kouro *et al.*, “Recent advances and industrial applications of multilevel converters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [4] A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point-clamped PWM inverter,” *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [5] J. Rodríguez, S. Bernet, P. K. Steimer, and I. E. Lizama, “A survey on neutral-point-clamped inverters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.


- [6] R. Naderi, A. K. Sadigh, and K. M. Smedley, "Dual flying capacitor active-neutral-point-clamped multilevel converter," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6476–6484, Sep. 2016.
- [7] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May/June 2011.
- [8] H. Wang and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters—An overview," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sep./Oct. 2014.
- [9] P. Barbosa, P. Steimer, L. Meysenc, M. Winkelkemper, J. Steinke, and N. Celanovic, "Active neutral-point-clamped multilevel converters," in *Proc. IEEE 36th Power Electron. Spec. Conf.*, 2005, pp. 2296–2301.
- [10] S. R. Pulikanti and V. G. Agelidis, "Hybrid flying-capacitor-based active-neutral-point-clamped five-level converter operated with SHE-PWM," *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4643–4653, Oct. 2011.
- [11] A. Nagel, S. Bernet, T. Brückner, P. K. Steimer, and O. Apeldoorn, "Characterization of IGBTs for series connected operation," in *Proc. IEEE Ind. Appl. Conf.*, 2000, vol. 3, pp. 1923–1929.
- [12] T. Brückner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Jun. 2005.
- [13] T. Meynard, A. M. Lienhardt, G. Gateau, C. Haederli, and P. Barbosa, "Flying capacitor multicell converters with reduced stored energy," in *Proc. IEEE Int. Symp. Ind. Electron.*, 2006, pp. 914–918.
- [14] P. Barbosa, J. Steinke, P. Steimer, L. Meysenc, and T. Meynard, "Converter circuit for connecting a plurality of switching voltage levels," U.S. Patent 2007/0025126A1, Feb. 1, 2007.
- [15] N. Hatti, K. Hasegawa, and H. Akagi, "A 6.6-kV transformerless motor drive using a five-level diode-clamped PWM inverter for energy savings of pumps and blowers," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 796–803, Mar. 2009.
- [16] Y. Zhao, Y. Li, and T. A. Lipo, "Force commutated three level boost type rectifier," in *Proc. IEEE Ind. Appl. Conf.*, 1993, vol. 2, pp. 771–777.
- [17] J. W. Kolar and F. C. Zach, "A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules," *IEEE Trans. Ind. Electron.*, vol. 44, no. 4, pp. 456–467, Aug. 1997.
- [18] M. L. Heldwein, S. A. Mussa, and I. Barbi, "Three-phase multilevel PWM rectifiers based on conventional bidirectional converters," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 545–549, Mar. 2010.
- [19] K. A. Corzine and J. R. Baker, "Reduced-parts-count multilevel rectifiers," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 766–774, Aug. 2002.
- [20] J. i. Itoh, Y. Noge, and T. Adachi, "A novel five-level three-phase PWM rectifier with reduced switch count," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2221–2228, Aug. 2011.
- [21] P. Kshirsagar, S. Dwari, and S. Krishnamurthy, "Reduced switch count multi-level unidirectional rectifiers," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 1992–1999.
- [22] G. H. P. Ooi, A. I. Maswood, and Z. Lim, "Five-level multiple-pole PWM AC-AC converters with reduced components count," *IEEE Trans. Ind. Electron.*, vol. 62, no. 8, pp. 4739–4748, Aug. 2015.
- [23] P. J. Grbovic, A. Lidozzi, L. Solero, and F. Crescimbeni, "Five-level unidirectional T-rectifier for high-speed gen-set applications," *IEEE Trans. Ind. Appl.*, vol. 52, no. 2, pp. 1642–1651, Mar./Apr. 2016.
- [24] C. Qiao and K. M. Smedley, "Three-phase unity-power-factor star-connected switch (VIENNA) rectifier with unified constant-frequency integration control," *IEEE Trans. Power Electron.*, vol. 18, no. 4, pp. 952–957, Jul. 2003.
- [25] J. Minibock and J. W. Kolar, "Novel concept for mains voltage proportional input current shaping of a VIENNA rectifier eliminating controller multipliers," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 162–170, Feb. 2005.
- [26] D. Mukherjee and D. Kastha, "Voltage sensorless control of the three-level three-switch Vienna rectifier with programmable input power factor," *IET Power Electron.*, vol. 8, no. 8, pp. 1349–1357, 2015.
- [27] J. S. Lee and K. B. Lee, "A novel carrier-based PWM method for Vienna rectifier with a variable power factor," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 3–12, Jan. 2016.
- [28] X. Li, Y. Sun, H. Wang, M. Su, and S. Huang, "A hybrid control scheme for three-phase Vienna rectifiers," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 629–640, Jan. 2018.
- [29] H. Chen, N. David, and D. C. Aliprantis, "Analysis of permanent-magnet synchronous generator with Vienna rectifier for wind energy conversion system," *IEEE Trans. Sustain. Energy*, vol. 4, no. 1, pp. 154–163, Jan. 2013.
- [30] L. M. Tolbert and T. G. Habetler, "Novel multilevel inverter carrier-based PWM method," *IEEE Trans. Ind. Appl.*, vol. 35, no. 5, pp. 1098–1107, Sep./Oct. 1999.
- [31] B. P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1293–1301, Nov. 2003.
- [32] H. Sepahvand, M. Khazraei, K. A. Corzine, and M. Ferdowsi, "Start-up procedure and switching loss reduction for a single-phase flying capacitor active rectifier," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3699–3710, Sep. 2013.



Debranj Mukherjee received the B.E. degree in electrical engineering from the Indian Institute of Engineering Science and Technology, Shibpur, India, in 2012, and the M.Tech. degree from the Indian Institute of Technology Kharagpur, India, in 2014, where he is currently working toward the Ph.D. degree with the Department of Electrical Engineering.

His research interests include wind energy conversion systems, power electronic converters, electric drives, and pulsewidth modulation techniques.

Mr. Mukherjee was the recipient of two awards for his M.Tech. project work: one from the Indian National Academy of Engineering and the other from the Department of Electronics and Information Technology (NaMPET Phase-II), Government of India, in 2014.



Debaprasad Kastha (M'94) received the B.E. degree in electrical engineering from the Indian Institute of Engineering Science and Technology, Shibpur, India (formerly Bengal Engineering College, Calcutta University) in 1987, the M.E. degree in electrical engineering (with specialization in power electronics) from the Indian Institute of Science, Bangalore, India, in 1989, and the Ph.D. degree from the University of Tennessee, Knoxville, TN, USA, in 1993.

From March 1989 to December 1989, he was with the Research and Development (Electronics) Division, Crompton Greaves, Ltd., Mumbai, India. He joined the Department of Electrical Engineering, Indian Institute of Technology, Kharagpur, India, in April 1994, and became a Professor in 2011. He has been teaching and doing research in the area of power electronics and drives for more than two decades now and has authored about 50 technical papers, books, and electronic teaching aids. His research interests include the areas of wind power generation, machine drives, and dc power supply and distribution systems. He has coauthored a book entitled *Wind Electrical Systems* (Oxford, U.K.: Oxford Univ. Press, 2005) and prepared web-based and video courses on power electronics and electrical machines, respectively, as parts of the NPTEL program of the Government of India. He has also participated in several sponsored and consultancy projects in the areas of industrial robots, chaotic behavior of power electronic converters, semiautomatic electric vehicles, drives diagnostics, variable-speed constant-frequency wind power generation schemes, and reconfigurable distribution systems.