


A Current-Mode Buck Converter With Reconfigurable On-Chip Compensation and Adaptive Voltage Positioning

Ching-Jan Chen , Senior Member, IEEE, Shao-Hung Lu, Sheng-Fu Hsiao, Yung-Jen Chen, and Jian-Rong Huang

Abstract—Power management integrated circuits (PMICs) with on-chip compensation are widely used to power multiple loads in mobile devices with increased power density. However, there are two issues for on-chip compensated PMICs. First, on-chip compensation reconfigurability is required to obtain the appropriate response in various passive components. Second, a converter for a processor requires adaptive voltage positioning (AVP) to reduce the output capacitor size. In this paper, a novel reconfigurable on-chip compensated current-mode buck converter with AVP is proposed to solve the aforementioned issues without requiring high-speed and high-resolution analog-to-digital converter (ADC). A reconfigurable accurate load line control scheme and on-chip compensation are proposed to achieve an accurate load line and AVP in various load lines and passive components. The control scheme, small-signal model, and circuit implementation are illustrated in this paper. The proposed buck converter was implemented into an integrated circuit to verify the analysis.

Index Terms—Adaptive voltage position (AVP), current-mode control, load line, on-chip compensation, power management integrated circuits (PMICs).

I. INTRODUCTION

MOBILE electronic devices, such as notebook and smart phones, require small size. Besides, there are multiple loads, such as processor, memory, and system power, in the device requiring power supplies with various voltage and current levels. If each load is powered by a power converter with its own controller and frequency compensation components, the converter circuits will occupy large board area and increase the cost.

Therefore, a power management integrated circuit (PMIC) with multiple outputs is widely used to power multiple loads in mobile electronic devices [1], [2]. A PMIC saves the board

Manuscript received October 2, 2017; revised December 22, 2017 and March 12, 2018; accepted April 9, 2018. Date of publication April 16, 2018; date of current version November 19, 2018. This work was supported in part by the Ministry of Science and Technology, Taiwan, under Research Grant MOST 104-2218-E-002-027 and in part by a Research Grant from Richtek Corporation to National Taiwan University, Taiwan. Recommended for publication by Associate Editor P. S. Shenoy. (Corresponding author: Ching-Jan Chen.)

C.-J. Chen and S.-F. Hsiao are with the Department of Electrical Engineering, National Taiwan University, Taipei 10617, Taiwan, R.O.C. (e-mail:




Fig. 1. Comparison of output voltage waveforms at step load changes for a converter with and without AVP.

area by integrating various power converters, such as buck converters, and low-dropout regulators into a single chip. Besides, on-chip compensation is usually implemented in a PMIC. By integrating the frequency compensation components into a PMIC, it saves chip pin count and integrated circuit (IC) package cost. Besides, the power density of the power converters is increased.

However, there are two issues of the PMIC with on-chip compensation. First, programmability and independently parameters adjustability of on-chip compensation are required to have an appropriate response in various passive component values and loads [1]–[3]. Besides, the reduction of the circuit area of compensation in an IC is important for cost reduction.

Second, the converter in a PMIC for a processor requires adaptive voltage positioning to reduce output capacitor size [4]–[15]. The power requirements of a processor are more and more stringent due to the advancement of a processor in computing devices. The processor requires lower voltage and consumes large dynamic current, which is step load with fast slew rate. Therefore, the converter for a processor must provide small output voltage variation at fast load transient to ensure proper processor performance and user experience. Adaptive voltage position (AVP) function is often adopted to power a processor to reduce output voltage variation at load transient and to mitigate output capacitance requirement [5]–[15]. Fig. 1 shows that the comparison of output voltage waveforms at step load changes for a converter with and without AVP, where R_{Co} is the equivalent series resistance (ESR) of the output capacitor. It can be seen that the output voltage V_o of the converter with

duty cycle will reduce. Finally, V_o will be reduced, and a stable operation is achieved by this feedback loop. External ramp is implemented in a pulsewidth modulation (PWM) modulator for noise margin improvement.

Current-mode control with finite EA_{gm} dc gain is adopted to achieve AVP [6]. That is, finite dc gain compensation in the outer voltage loop is designed instead of the integrator-type compensation in the conventional control. However, the finite EA_{gm} dc gain introduces an offset problem when achieving AVP [9]. To achieve reconfigurable load line while avoiding the output voltage offset problem, an RALL control is proposed. A local positive feedback loop consists of LP_{gm} , a low-pass filter (LPF), and R_{LPv} cancels the dc offset. The whole system stability is ensured by the outer voltage feedback loop. Besides, the load line adjustability is achieved by adjusting the resistance of R_{LPi} . The detail derivation of the RALL control is illustrated in Section II-A.

To achieve appropriate AVP transient response as shown in Fig. 1, only one compensation pole and one compensation zero are required in the output-voltage feedback loop for the proposed control. Instead, the voltage-mode control with adaptive reference voltage adjusted by load current requires more complex type-III compensation to achieve AVP [6]. Thus, the proposed control scheme shows more advantage when on-chip compensation with independently adjustability is required. In Fig. 2, V_o passes through the circuit composed of R_2 and C_2 to generate a compensation pole in the outer voltage loop. V_{ref} represents the reference voltage. V_a is the output signal of compensation pole circuit. EA_{gm} is a transconductance amplifier that generates current proportional to the difference of V_{ref} and V_a . A high bandwidth error amplifier is not required. A voltage-controlled current source (VCCS) with its current proportional to the time derivative of compensation pole circuit output V_a generates the compensation zero in the outer voltage loop. Detail derivation of compensation zero is illustrated in Section II-B. As can be seen, the proposed control scheme integrates the loop compensation circuits into the IC. Besides, compensation parameters can be changed independently to fit different operations without the need to change compensation components on the board. The details on how to adjust the compensations are explained in Section III.

The proposed control also adopts the constant on-time (COT) control to increase efficiency under light-load condition, which is very important in recent years [5], [8], [12], [21]–[24]. In Fig. 2, the summation of V_o information and I_L information determines the positive output of the PWM comparator. When the signals in positive output and negative output of the PWM comparator intersect, a predetermined on-time triggers. Under light-load condition, the operation of a converter can be set to change from continuous-conduction mode (CCM) to discontinuous-conduction mode (DCM). Thus, the switching frequency and its related switching loss reduce under light-load condition.

A. RALL Control

The AVP control reduces output voltage variation at load transient. Unlike the conventional control, which regulates V_o to a




Fig. 3. Steady-state output load line for a converter with AVP function.

fixed level at any load current, the AVP control decreases output voltage linearly with the increase in output load. Thus, output capacitor requirement for the same output voltage deviation specification is reduced, which saves cost and board area.

Fig. 3 shows the steady-state requirement of the output load line for the AVP control. Load line R_{LL} is defined as the slope of dc output voltage changes versus load current changes. Output voltage has to be within the tolerance band to ensure a proper processor operation [5], [8]. That is, load line and output voltage at no load shall both be accurate. The current-mode control with AVP function has an output voltage offset problem due to finite EA_{gm} dc gain. Besides, reconfigurable load line is required to power various processors, which may complicate the problem.

In this paper, the RALL control is proposed to achieve adjustable load line value and meet accurate output voltage requirement of AVP. To illustrate this, dc equations of transconductance amplifier outputs are derived from Fig. 2 as (1)–(3). In here, the dc transconductance of EA_{gm} , CS_{gm} , and LP_{gm} is defined as gm_{EA} , gm_{CS} , and gm_{LP} , respectively. For simplicity, the sensing gain from I_L to V_{IL} is set to one, whereas the sensing gain is lumped together with transconductance to form gm_{CS} . It is noted that the variables in (1)–(3) are all dc values

$$I_{EA_{gm}} = gm_{EA} (V_a - V_{ref}) = gm_{EA} (V_o - V_{ref}) \quad (1)$$

$$I_{CS_{gm}} = gm_{CS} \cdot V_{IL} = gm_{CS} \cdot I_L = gm_{CS} \cdot I_O \quad (2)$$

$$\begin{aligned} I_{LP_{in}} &= I_{LP_{out}} \\ &= gm_{LP} \cdot (I_{EA_{gm}} \cdot R_{LPv} + I_{CS_{gm}} \cdot R_{LPi} + I_{LP_{out}} \cdot R_{LPv}). \end{aligned} \quad (3)$$

In order to cancel the V_o dc offset, a local feedback loop is created. The output current of LP_{gm} is fed back into its input through an LPF and R_{LPv} to form a feedback loop, as shown in Fig. 2 and (3). It is very important to design gm_{LP} and R_{LPv} to meet (4), then V_o dc offset is cancelled

$$gm_{LP} \cdot R_{LPv} = 1. \quad (4)$$

From (3) and (4), the following equation can be derived:

$$I_{EA_{gm}} \cdot R_{LPv} + I_{CS_{gm}} \cdot R_{LPi} = 0. \quad (5)$$

Substituting (5) into (1) and (2), the output voltage load line equation is derived as follows:

$$V_O = V_{ref} - I_O \cdot R_{LL} \quad (6)$$

where $R_{LL} = gm_{CS} \cdot R_{LPi} / gm_{EA} \cdot R_{LPv}$.

As can be seen from (6), the proposed RALL control achieves accurate AVP without offset if (4) is achieved. Load line R_{LL} is determined by the value of $gm_{EA} \cdot R_{LPv}$, and it can be seen that infinite gm_{EA} value makes the control loss AVP characteristics. The load line adjustability is easily achieved by adjusting the resistance ratio between R_{LPi} and R_{LPv} , as shown in (6). Therefore, R_{LPv} is kept fixed whereas R_{LPi} is varied to achieve different load lines. Another insight from (5) and (6) is that VCCS shall be connected to the output port instead of the input port of LP_{gm} . Then, the nonideal offset current generated by VCCS will not affect the V_o accuracy. It is also intuitively to see the V_o dc offset issue from (5) if the LPF loop is not included. The dc value of I_{LPgm} is not zero due to the ripple in modulation waveforms. If the LPF loop is removed, the left-hand portion of (5) is the dc value of I_{LPgm} and will not be zero. So, the output voltage in (6) will have an extra term that refers to V_o dc offset.

B. Proposed On-Chip Frequency Compensation and a Small-Signal Model

To achieve AVP, as shown in Fig. 1, proper compensation to have a flat small-signal output impedance is necessary [6], [8]. Therefore, a small-signal model for the proposed control is required to design the loop gain. According to Yao *et al.* [6] and Chen *et al.* [8], the current-mode control achieves AVP with finite dc gain, one compensation pole, and one compensation zero in the outer loop gain T_2 , where T_2 is the loop gain measured by breaking the V_o feedback path. Chen *et al.* [8] uses an error amplifier with external compensation components, such as capacitors and resistors, to achieve the compensation.

Considering on-chip compensation, there are two main drawbacks to use the same compensation circuit in [8] with components integrated into an IC. First, the interdependence of compensation parameters is not preferred. The interdependence of parameters would make the range of compensation components value too large. Besides, it requires an iteration for setting compensation parameters. Second, the compensation circuit shall occupy small area in the IC to save the cost. Compensation capacitors with nanofarad capacitance in [8] are not acceptable.

In this paper, an on-chip compensation architecture with independently parameter adjustability and small circuit area is proposed. A compensation zero and a compensation pole in the outer voltage loop are derived from the control scheme. The compensation zero is generated by the feedforward path produced by the VCCS circuit. The VCCS circuit generates a current proportional to the time derivative of voltage V_a , which is the output of an LPF formed by R_2 and C_2 . As will be explained in this section, this control architecture decouples the relationship between compensation zero and compensation pole. Thus, the independently parameter adjustability is achieved. To explain the derivation of the compensation zero, the converter shown in Fig. 2 is transformed to the equivalent control block




Fig. 4. Equivalent control block diagram of the proposed converter.




Fig. 5. Small-signal model of the circuit with yellow shade in Fig. 4.

diagram shown in Fig. 4. Fig. 4 separates the sensed inductor current paths to PWM input and LPF input. Then, the circuit outside the yellow shade can be identified as the current-mode buck converter with current sensing gain A_i [see (7)], which is proportional to transconductance gm_{CS} . The gain from inductor current to LPF input is derived as (8). Since the small-signal model of the current-mode buck converter has been derived, this paper focus on the model derivation of the circuit with yellow shade

$$A_i = gm_{CS} \cdot R_{loop} \quad (7)$$

$$A_{iLPF} = gm_{CS} \cdot \frac{R_{LPi}}{R_{LPv}} \quad (8)$$

The small-signal model of the circuit with yellow shade in Fig. 4 can be derived as Fig. 5, as shown below. Recalling from (4) that the multiplication of gm_{LP} and R_{LPv} is designed as one. Therefore, the feedback loop formed by LPF, LP_{gm} , and R_{LPv} is simplified into two control blocks containing G_{LPF} , where G_{LPF} is the transfer function of the LPF. Detail small-signal transfer function derivations with input as $I_{EA_{gm}}$ and $I_{LP_{Fin}}$, respectively, are shown in (9) and (10) and (11) and (12) using superposition

$$I_{vLP_{Fin}}(s) = -I_{EA_{gm}}(s) + G_{LPF}(s) \cdot I_{vLP_{Fin}}(s) \quad (9)$$

$$\frac{I_{vLP_{Fin}}(s)}{I_{EA_{gm}}(s)} = -1 \cdot \frac{1}{1 - G_{LPF}(s)} \quad (10)$$

$$I_{vLP_{Fin}}(s) = G_{LPF}(s) \cdot I_{iLP_{Fin}}(s) + G_{LPF}(s) \cdot I_{vLP_{Fin}}(s) \quad (11)$$

$$\frac{I_{vLP_{Fin}}(s)}{I_{iLP_{Fin}}(s)} = \frac{G_{LPF}(s)}{1 - G_{LPF}(s)} \quad (12)$$




Fig. 6. Further simplified small-signal model from Fig. 5.

Besides, R_V is defined in (13). R_i is defined in (14). ω_{pole} is the pole generated by R_2 and C_2

$$R_V = gm_{EA} \cdot R_{loop} \quad (13)$$

$$R_i = gm_{CS} \cdot \frac{R_{LPi}}{R_{LPv}} \cdot R_{loop}. \quad (14)$$

The current of VCCS, I_{VCCS} , is express in (15), and its small-signal variable in the frequency domain is express in (16)

$$I_{VCCS} = k \cdot C_Z \cdot \frac{dV_a}{dt} \quad (15)$$

$$i_{vccs}(s) = s \cdot k \cdot C_Z \cdot V_a(s). \quad (16)$$

On the basis of the derivation given below, the small-signal model shown in Fig. 5 can be further simplified as Fig. 6. The pole frequency of an LPF is designed to be much lower than ω_{pole} and ω_{zero} for dc offset cancellation, and transconductance of EA_{gm} is designed as flat gain for frequency below ω_{zero} . The transfer function from V_a to V_{C2} shown in Fig. 5 can be approximated as (17). As shown in (17), there exist a left half-plane zero from V_a to V_{C2}

$$\begin{aligned} \frac{V_{C2}(s)}{V_a(s)} &= \frac{-R_V}{1 - G_{LPF}(s)} \cdot \left(1 + \frac{1 - G_{LPF}(s)}{R_V} \cdot s \cdot k \cdot C_Z \cdot R_{loop}\right) \\ &\approx \frac{-R_V}{1 - G_{LPF}(s)} \cdot \left(1 + \frac{s}{\omega_{zero}}\right) \end{aligned} \quad (17)$$

where

$$\omega_{zero} = \frac{R_V}{s \cdot k \cdot C_Z \cdot R_{loop}} = \frac{gm_{EA}}{s \cdot k \cdot C_Z}.$$

An equivalent compensation transfer function, $Comp(s)$, is obtained in Fig. 6. The transfer function has a compensation zero and a compensation pole. Its dc gain is equal to one. The compensation zero frequency, ω_{zero} , is proportional to EA_{gm} dc gain and inversely proportional to C_Z , as shown in (17). Therefore, ω_{zero} can be adjusted independently by adjusting C_Z . However, ω_{pole} can be adjusted independently by adjusting R_2 or C_2 .

The small-signal model of the proposed converter is derived as shown in Fig. 7 by inserting the small-signal model shown in Fig. 6 into the current-mode control model [8]. It is noted that the transfer functions, such as $Z_o(s)$, $G_{vc}(s)$, $G_{ii}(s)$, and $G_{ic}(s)$, are derived with closed inner current loop with an external ramp and can be referred in [8] and [19]. In fact, ramp




Fig. 7. Small-signal model of the proposed converter.




Fig. 8. Simulated load transient response of the proposed converter.

slope affects $G_{vc}(s)$ transfer function. This small-signal model can be extended to n -phase converter with below modification in the parameters of the single-phase converter [19]. First, the switching frequency is n times of original switching frequency. Second, the output voltage is n times of original V_o . The derivation of these transfer functions and the compensator design to achieve flat output impedance are not shown in this paper due to page limit. The current loop shown in Fig. 7 models the current loop passing through A_{iLPF} , instead.

The compensation transfer function, $Comp(s)$, can be used to shape outer loop gain T_2 to achieve flat output impedance for proper AVP transient response, where T_2 is derived as (18) by breaking the point denoted as $T_2(s)$ in Fig. 7. To verify the stability of the system, one can use the loop gain equation (18) to check the phase margin

$$T_2(s) \approx Comp(s) \cdot \frac{R_V}{1 - G_{LPF}(s)} \cdot G_{vc}(s). \quad (18)$$

Fig. 8 shows the circuit simulation result of the load transient response of the proposed converter. A single-phase buck converter is used for simulation. Input voltage is 12 V. Inductor L_o is $0.36 \mu\text{H}$. Output capacitor parameters have a capacitance value of 2.24 mF with ESR as $1.75 \text{ m}\Omega$. V_c signal is the V_{C2} signal subtracted by VCCS-induced voltage. It can be seen that VCCS signal increases the magnitude of V_{C2} to speed up V_o transient response during load current step up, which shows




Fig. 9. Comparison of simulated loop gain T_2 of the proposed converter with and without VCCS circuit.




Fig. 10. Circuit diagram of the source follower circuit [25].

the compensation zero effect. To show the advantage of AVP control where V_o peak-to-peak value is lower, V_o without AVP control is simulated by setting g_{mCS} to zero. The comparison of simulation results show that V_o peak-to-peak value is reduced from 100 to 75 mV when AVP function is enabled.

Fig. 9 shows the comparison of simulated loop gain T_2 of the proposed converter and its counterpart without VCCS circuit. ω_{zero} is set to 20 kHz. It shows that an extra zero at ω_{zero} frequency in T_2 is obtained for the proposed converter when comparing to its counterpart without VCCS circuit.

III. CIRCUIT IMPLEMENTATION OF THE PROPOSED CONVERTER

A. Proposed VCCS Circuit

A source follower circuit with its source terminal connected to capacitor, as shown in Fig. 10, can be used to generate the current of the VCCS circuit, which is proportional to the time derivative of voltage V_a [25], [26]. The circuit occupied small chip area and has low power consumption compared to an error amplifier. MOSFET M1 is used as a source follower. The voltage variation in V_a would appear in V_x if resistance seen from V_x could be neglected. This would produce a current I_{Cz} flowing into the capacitor C_z . Using current mirrors with k -times of current ratio, I_{VCCS} is k -times of I_{Cz} . As can be seen in Fig. 10, the required I_{VCCS} , as shown in (16), is achieved by the VCCS circuit.

However, VCCS circuit contains a main parasitic pole and may degrade the performance of the compensation zero. The parasitic pole can be derived by considering finite resistance seen from V_x point. Equation (19) is derived based on the small-signal analysis from Fig. 10, where g_{mX} is the small-signal transconductance of MOSFET M1. From (19), I_{VCCS} can be derived as




Fig. 11. Proposed VCCS circuit to mitigate parasitic pole issue.

(20). It can be seen that (20) is different from (16). If I_{VCCS} expression in Fig. 5 is replaced by (20), there would be a parasitic pole shown in (17) with its frequency equal to ω_p . That is, the parasitic pole of the VCCS circuit introduces a parasitic pole at loop gain T_2 . To retain the compensation zero effect on T_2 , the parasitic pole frequency should be pushed beyond ten times of loop gain bandwidth. Thus, the parasitic pole will not affect the phase margin of T_2

$$\frac{V_x(s)}{V_a(s)} = \frac{\frac{1}{s \cdot C_z}}{\frac{1}{g_{mX}} + \frac{1}{s \cdot C_z}} \quad (19)$$

$$i_{VCCS}(s) = \frac{s \cdot k \cdot C_z}{\left(1 + \frac{s}{\omega_p}\right)} \cdot V_a(s) \quad (20)$$

where $\omega_p = g_{mX}/C_z$.

To solve the parasitic pole issue, a modified VCCS circuit is proposed in Fig. 11 with low current consumption and small circuit area. The parasitic pole is pushed to higher frequency by increasing current passing MOSFET M1 to increase g_{mX} in (20). By bypassing a 8- μ A current, the parasitic pole is pushed to higher frequency without too much current consumption in later current mirrors. Thus, the advantage of low current consumption can be kept. In the design, g_{mX} is around 30 μ A/V. When C_z is set to 12.5 pF, the parasitic pole frequency is around 3.5 MHz, which is much higher than T_2 loop gain bandwidth. A second stage of current mirror with gain ratio of two further increases the gain of I_{VCCS} with a relatively higher parasitic pole, and the requirement of C_z is reduced according to (17). Therefore, the circuit area of capacitor C_z is reduced. A 14- μ A bypass current reduces the current consumption of the output current mirror to only 4 μ A. It can also be seen that compensation zero frequency can be adjusted by connecting or disconnecting the capacitor cell C_z by switches.

B. Reconfigure Circuit Implementation

The digital interface receives the I^2C command to adjust analog loop parameters. Compared to the conventional analog control where compensation and parameter define components are placed on-board, the proposed control adjusts the loop parameters without the need to desolder and solder on-board components. Therefore, design time can be reduced. Besides,

	Phase	Ramp Ratio	Load Line	FSW	I2C Offset	Pole	Zero
PZ0	4 phase	120%	100%	100%	+0 mV	796 kHz	637 kHz
PZ1	1 phase	60%	100%	100%	+0 mV	796 kHz	637 kHz
PZ2	1 phase	50%	100%	100%	+0 mV	796 kHz	637 kHz
PZ3	1 phase	30%	100%	100%	+0 mV	796 kHz	637 kHz

Auto Update

Fig. 12. GUI for loop parameters adjustment of the proposed converter.




Fig. 13. Circuit diagram of the compensation pole generation with parameters adjustment.

the reconfigurability of the proposed control could serve as the foundation for future implementation of self-calibration function. Fig. 12 shows the graphical user interface (GUI) implemented in a personal computer to adjust loop parameters of the proposed converter. It shows that GUI can set various loop parameters, such as compensation pole frequency, zero frequency, load line, etc. In here, 100% refers that the setting value equals to the nominal value. For example, 100% means the setting load line equals to the nominal value, 1.5 m Ω .

There are three parameters need to be set to achieve proper AVP transient response, that is, R_{LL} , ω_{zero} , and ω_{pole} . First, Fig. 13 shows the circuit diagram of R_2 and C_2 to generate an adjustable compensation pole at ω_{pole} in loop gain T_2 . The compensation pole frequency adjustment is achieved by an array of switches. Thus, the equivalent resistance of R_2 can be adjusted to adjust the pole frequency shown in Fig. 12. Second, as can be seen in Fig. 11 and (17), ω_{zero} can be adjusted by connecting or disconnecting the capacitor cell to vary the value of C_z .

Third, the load line slope R_{LL} can be adjusted by inserting the CS_{gm} current injection to different points of resistor array to adjust R_{LPi} . Remember that (4) must be achieved to avoid the voltage offset problem. Therefore, R_{LPv} is kept fixed, whereas R_{LPi} is varied to achieve different load lines. As shown in (6), the accuracy of R_{LL} adjustment, which is a key requirement, can be achieved by proper layout matching between R_{LPv} and R_{LPi} . One thing worth to mention is that the adjustment of the above-mentioned three parameters is independent from each other.

IV. EXPERIMENTAL RESULTS

A four-phase buck converter was implemented to validate the proposed control with on-chip compensation and parameters adjustability. The control scheme was implemented in a controller IC by TSMC 0.18 μm technology. Fig. 14 shows the chip layout with dimension 2200 μm \times 1800 μm . The area of VCCS circuit




Fig. 14. Chip layout of the proposed control with on-chip frequency compensation.





 Fig. 15. Steady-state waveforms of the four-phase converter. (V_o voltage scale: 10 mV/div. Time scale: 2 μs /div.)


Fig. 16. Operation mode change from four-phase CCM to one-phase DCM after SVID command triggered.


 Fig. 17. Measured and ideal dc output voltage versus load current with two different settings of R_{LL} .




Fig. 18. Experimental model verification of loop gain T_2 . (Dotted red line: measurement. Solid blue line: calculation.)




Fig. 20. Simulated load transient response in various passive components with I_o from 5 to 30 A. (Time scale: 20 μ s/div.) (a) $\omega_{\text{pole}} = 114$ kHz, $\omega_{\text{zero}} = 106$ kHz; four bulk capacitors. (b) $\omega_{\text{pole}} = 114$ kHz, $\omega_{\text{zero}} = 106$ kHz versus $\omega_{\text{pole}} = 114$ kHz, $\omega_{\text{zero}} = 127$ kHz; two bulk capacitors.




Fig. 19. Measured load transient response in various passive components with I_o from 5 to 30 A. (V_o voltage scale: 20 mV/div. Time scale: 10 μ s/div.) (a) $\omega_{\text{pole}} = 114$ kHz, $\omega_{\text{zero}} = 106$ kHz; four bulk capacitors. (b) $\omega_{\text{pole}} = 114$ kHz, $\omega_{\text{zero}} = 106$ kHz; two bulk capacitors. (c) $\omega_{\text{pole}} = 114$ kHz, $\omega_{\text{zero}} = 127$ kHz; two bulk capacitors.

is only 170 $\mu\text{m} \times 120 \mu\text{m}$. No additional IC pins and external components are required for compensation.

The experiment conditions and parameters are as follows. Input voltage is 12 V. Output voltage at no load condition is 1.8 V. Inductor L_S is 0.36 μH . Four 560 $\mu\text{F}/7 \text{ m}\Omega$ output capacitors and nineteen 22- μF multi-layer ceramic capacitor (MLCC) decoupling capacitors are used. Default load line R_{LL} is set to 1.5 $\text{m}\Omega$. Steady-state switching frequency is around 280 kHz. Fig. 15 shows the steady-state output voltage waveforms for a four-phase converter, where only phase one and phase three PWM signals are shown. The output voltage waveform shows a stable operation. Fig. 16 shows the operation mode change from four-phase CCM to one-phase DCM after serial VID (SVID) command triggered. The converter in DCM operation reduces its switching frequency naturally due to COT control. Thus, the light-load efficiency is improved.

Fig. 17 shows the measured and ideal dc output voltage versus load current with two different settings of R_{LL} . The ideal value is derived from (6). Load line slope R_{LL} is set to 1.5 and 2.8125 $\text{m}\Omega$, respectively, to verify the adjustability and accuracy of this parameter. It is shown that the measured V_o is well matched with the ideal value. There is only 2-mV error between measured and ideal V_o when R_{LL} is set to 2.8125 $\text{m}\Omega$ and load current is 20 A. This error is well below the specification of Intel VR12.5. Therefore, the effectiveness of RALL control is proved.

Fig. 18 shows the experimental model verification of loop gain T_2 described by (18). The experiment conditions is the same as mentioned above. Besides, the load is set to 20 A. It shows that measurement and calculation results match well for frequency below switching frequency. Thus, the proposed small-signal model and the effectiveness of on-chip compensation are verified.




Fig. 21. Load transient for step load from 1 to 64 A with 300-Hz repetitive rate. (a) $\omega_{\text{pole}} = 40$ kHz, $\omega_{\text{zero}} = 40$ kHz. (b) $\omega_{\text{pole}} = 40$ kHz, $\omega_{\text{zero}} = 160$ kHz. (c) Zoomed plot: $\omega_{\text{pole}} = 40$ kHz, $\omega_{\text{zero}} = 40$ kHz. (d) Zoomed plot: $\omega_{\text{pole}} = 40$ kHz, $\omega_{\text{zero}} = 160$ kHz.

Fig. 19 verifies that the proposed converter achieves appropriate AVP response in various passive components. Fig. 19(a) shows load transient response when load current step is from 5 to 30 A. Four $560 \mu\text{F}/7 \text{ m}\Omega$ output bulk capacitors and nineteen $22\text{-}\mu\text{F}$ MLCC decoupling capacitors were used. The accumulation over time function of oscilloscope was enabled to catch the worst case response. Dedicated test facility called VTT tool was used as load to conduct the fast slewing test [27]. It is shown that the proper AVP response is achieved that V_o is lower at higher I_o . Fig. 19(b) shows the load transient response when two output bulk capacitors were removed from the converter. The




Fig. 22. Experimental output voltage peak-to-peak deviation at repetitive load transient.

transient response shows large ring back. In Fig. 19(c), the compensation zero was adjusted from 106 to 127 kHz, and proper transient response is achieved again. Therefore, the proposed converter could adapt its compensation parameters to achieve proper response in various passive components. Fig. 20 shows the simulation results of load transient response corresponding to the conditions in Fig. 19. The simulation results match well with the measured results in Fig. 19.

Fig. 21 compares the load transient response for two different ω_{zero} settings, where step load is from 1 to 64 A with a 300-Hz repetitive rate. Both settings show accurate steady-state load line. During transient, the output voltage waveforms show that the output voltage peak-to-peak value reduces from 209 to 188 mV by changing ω_{zero} from 160 to 40 kHz. The zoomed plot can also see the faster transient response of output voltage after reducing ω_{zero} .

Fig. 22 shows the measured output voltage peak-to-peak deviation at repetitive load transient with repetitive frequency sweeps from 300 Hz to 1 MHz. The compensation is set as $\omega_{\text{pole}} = 40$ kHz, and $\omega_{\text{zero}} = 40$ kHz. This test is required for microprocessor, and the measured result is within VR12.5 specification.

V. CONCLUSION

This paper proposes a reconfigurable on-chip compensated current-mode buck converter to achieve reconfigurable compensation and AVP in various passive components and load lines. The proposed RALL control scheme cancels the V_o offset under variable R_{LL} conditions. The dc equations of the proposed control were derived, and the design constraint that the product of g_{mLP} and R_{LPV} must equal one to cancel the offset was recognized. A reconfigurable on-chip compensation control scheme and its small-signal model are proposed. A VCCS circuit is proposed to generate a compensation zero with less parasitic pole effect, low current consumption, and small circuit area. Finally, the experimental results validate the concept of the control scheme with reconfigurability and accurate V_o in various passive components and load lines.

ACKNOWLEDGMENT

The authors would like to thank Prof. D. Chen and Dr. W.-W. Chen for giving valuable suggestions. The authors would also like to thank SIMPLIS Technologies Corporation, USA, for providing the SIMPLIS simulation tool.

REFERENCES

- [1] Freescale Semiconductor, "Multi-output DC/DC regulator for QorIQ LSI/T1 family of communications processors," Freescale Semiconductor Document, 2015.
- [2] P. Luo, S. Zhen, J. Wang, K. Yang, P. Liao, and X. Zhu, "Digital assistant power integrated technologies for PMU in scaling CMOS process," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3798–3807, Jul. 2014.
- [3] K.-H. Chen, C.-J. Chang, and T.-H. Liu, "Bidirectional current-mode capacitor multipliers for on-chip compensation," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 180–188, Jan. 2008.
- [4] J. J. Chen, Y. S. Hwang, J. F. Liou, Y. T. Ku, and C. C. Yu, "A new buck converter with optimum-damping and dynamic-slope compensation techniques," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2373–2381, Mar. 2017.
- [5] Intel, "VR12.5 pulse width modulation (PWM) specifications," Intel Document, 2011.
- [6] K. Yao, M. Xu, Y. Meng, and F. C. Lee, "Design considerations for VRM transient response based on the output impedance," *IEEE Trans. Power Electron.*, vol. 18, no. 6, pp. 1270–1277, Nov. 2003.
- [7] S. K. Mishra, "Design-oriented analysis of modern active droop-controlled power supplies," *IEEE Trans. Ind. Electron.*, vol. 56, no. 9, pp. 3704–3708, Jun. 2009.
- [8] Y.-J. Chen, D. Chen, Y. C. Lin, C.-J. Chen, and C.-H. Wang, "A novel constant on-time current-mode control scheme to achieve voltage positioning for DC power converters," in *Proc. Annu. Conf. IEEE Ind. Electron. Soc.*, 2012, pp. 104–109.
- [9] C.-J. Chen, D. Chen, C.-S. Huang, M. Lee, and E. K.-L. Tseng, "Modeling and design considerations of a novel high-gain peak current control scheme to achieve adaptive voltage positioning for DC power converters," *IEEE Trans. Power Electron.*, vol. 24, no. 12, pp. 2942–2950, Dec. 2009.
- [10] Y.-C. Lin, C.-J. Chen, D. Chen, and B. Wang, "A ripple-based constant on-time control with virtual inductor current and offset cancellation for DC power converters," *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4301–4310, Mar. 2012.
- [11] Z. Kejiu, L. Shiguu, T. X. Wu, and I. Batarseh, "New insights on dynamic voltage scaling of multiphase synchronous buck converter: A comprehensive design consideration," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1927–1940, Jul. 2014.
- [12] K.-Y. Cheng, S. Tian, F. Yu, F. C. Lee, and P. Mattavelli, "Digital hybrid ripple-based constant on-time control for voltage regulator modules," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 3132–3144, Jul. 2014.
- [13] S. Pan and P. K. Jain, "A low-complexity dual-voltage-loop digital control architecture with dynamically varying voltage and current references," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2049–2060, Jun. 2014.
- [14] R. Foley, R. C. Kavanagh, and M. G. Egan, "Sensorless current estimation and sharing in multiphase buck converters," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 2936–2946, Feb. 2012.
- [15] MPS, "MP2953 digital multi-phase controller with PMBus interface for VR12.5," MPS Document, 2015.
- [16] Y.-F. Liu, E. Meyer, and X. Liu, "Recent developments in digital control strategies for DC/DC switching power converters," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2567–2577, Aug. 2009.
- [17] N. Hung-Shou, C. Dan, and C. Wei-Hsu, "Small-signal modeling of DC converters with digital peak-current-mode control," in *Proc. IEEE Power Electron. Spec. Conf.*, 2008, pp. 3266–3271.
- [18] INTERSIL, "Green hybrid digital four phase PWM controller for Intel VR12.5 CPUs," Intersil Document, 2013.
- [19] J. Li, "Current-mode control: Modeling and its digital application," Ph. D. dissertation, Virginia Tech, Blacksburg, VA, USA, 2009.
- [20] P.-H. Liu, F. C. Lee, and Q. Li, "Hybrid interleaving with adaptive PLL loop for adaptive on-time controlled switching converters," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2014, pp. 4110–4117.
- [21] C.-F. Nien *et al.*, "A novel adaptive quasi-constant on-time current-mode buck converter," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 8124–8133, Oct. 2017.
- [22] L. Kong, D. Chen, S.-F. Hsiao, C.-F. Nien, C.-J. Chen, and G.-F. Li, "An adaptive-ramp ripple-based constant on-time buck converter for stability and transient optimization under wide operating range," *IEEE J. Emerg. Sel. Topics Power Electron.*, to be published.
- [23] W.-W. Chen, J.-F. Chen, T.-J. Liang, L.-C. Wei, J.-R. Huang, and W.-Y. Ting, "A novel quick response of RBCOT with VIC ripple for buck converter," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4299–4307, Sep. 2013.
- [24] C.-J. Chen, S.-H. Lu, S.-F. Hsiao, Y.-J. Chen, and J.-R. Huang, "On-chip frequency compensation control scheme with independently parameters tuning and green native adaptive voltage position (GNAVP) for voltage regulators," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2014, pp. 4125–4130.
- [25] C. K. Chava and J. Silva-Martinez, "A frequency compensation scheme for LDO voltage regulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 51, no. 6, pp. 1041–1050, Jun. 2004.
- [26] Y.-H. Lee, S.-J. Wang, and K.-H. Chen, "Quadratic differential and integration technique in control buck converter with small ESR capacitor," *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 829–838, Aug. 2010.
- [27] S. Chickamenahalli, K. Aygun, M. J. Hill, K. Radhakrishnan, K. Eilert, and E. Stanford, "Microprocessor platform impedance characterization using VTT tools," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2005, vol. 3, pp. 1466–1469.




Ching-Jan Chen (S'08–M'12–SM'18) received the B.S. and Ph.D. degrees in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2006 and 2011, respectively.

During 2010 to 2011, he was a Visiting Scholar at the Center of Power Electronic Systems, Virginia Tech, Blacksburg. From 2011 to 2015, he was a Senior Engineer with the IC Research and Development Department, Richtek Technology Corporation, Hsinchu, Taiwan. Since 2015, he has been an Assistant Professor with the Department of Electrical

Engineering, National Taiwan University. His current research interests include modeling and control of dc–dc and ac–dc power converters, power conversion for CPU and mobile devices, and power IC design.

Shao-Hung Lu received the B.S. and M.S. degrees in electrical engineering from National Chiao Tung University, Hsinchu, Taiwan, and National Taiwan University, Taipei, Taiwan, respectively.

He is currently with Richtek Technology Corporation, Hsinchu, Taiwan.



Sheng-Fu Hsiao was born in Kaohsiung, Taiwan, R.O.C., in 1985. He received the B.S. degree from the National Taipei University of Technology, Taipei, Taiwan, in 2008, the M.S. degree from National Cheng Kung University, Tainan, Taiwan, in 2010, and the Ph.D. degree from National Taiwan University, Taipei, Taiwan, in 2016, all in electrical engineering.

From 2010 to 2016, he was a Senior Engineer with the System Development Department, Richtek Technology Corporation, Hsinchu, Taiwan, where his work focused on system analysis and design of voltage regulator controller for central processor unit and computer power. Since May 2016, he has been a Senior Engineer with the System Development Department, Silergy Corporation, Kaohsiung, Taiwan, where his work focuses on digital power solutions development. His current research interests include modeling and control of converters, power integrated circuits, smart power management integrated circuits, and finite-element analysis for magnetic field.

Yung-Jen Chen received the Bachelor's degree from Cheng Kung University, Tainan, Taiwan, and the Master's degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 2010 and 2012, respectively.

He is currently an RD with Richtek Technology Corporation, Hsinchu, Taiwan. His current research interests include multiphase constant on-time switching converter analysis in VCORE application and related technology development.



Jian-Rong Huang was born in Taipei, Taiwan, in 1973. He received the M.S. degree in electrical engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1998.

He was a Process Integration Engineer with Taiwan Semiconductor Manufacturing Company from 2000 to 2001. In 2001, he joined Richtek Technology Corporation, Hsinchu, Taiwan, to develop analog circuit design, where he is currently the Deputy Director of the CPBU RD Division.