

Effect of Gate-Oxide Degradation on Electrical Parameters of Power MOSFETs

Ujjwal Karki ¹, Student Member, IEEE and Fang Zheng Peng ², Fellow, IEEE

Abstract—Gate oxide in power metal–oxide–semiconductor field effect transistors (MOSFETs) degrades over time. The degradation leads to an accumulation of oxide-trapped charges within the gate oxide and an accumulation of interface-trapped charges at the oxide–semiconductor surface of power MOSFETs. Overtime, such charges significantly alter the electrical parameters of power MOSFETs; to observe this, the electrical parameters are utilized as precursors of gate-oxide degradation. The purpose of this paper is threefold: 1) to propose a new online precursor of gate-oxide degradation—the gate plateau time; 2) to demonstrate a simultaneous dip-and-rebound variation pattern of four precursors of gate-oxide degradation: threshold voltage, gate plateau voltage, gate plateau time, and on-resistance; and 3) to compare the shift tendencies of each precursor over the course of gate-oxide degradation. The existing studies of gate-oxide degradation mechanisms and their effects on threshold voltage and mobility reduction were extended to correlate a variation of all four precursors using analytical expressions. The variation patterns were experimentally verified using high-electric field stressing in two different commercial power MOSFETs. The new precursor, the gate plateau time, was found to be a competitive gate-oxide degradation precursor, as it had a higher positive shift than threshold voltage and gate plateau voltage. In addition, the threshold voltage was found to be the most sensitive indicator of the negative shift (dip), while the on-resistance and gate plateau time were found to be the most sensitive indicators of the positive shift (rebound).

Index Terms—Gate oxide, metal–oxide–semiconductor field effect transistor (MOSFET), oxide degradation, precursor, turn around.

I. INTRODUCTION

THE power metal–oxide–semiconductor field effect transistor (MOSFET) is recognized as a crucial component of power electronic systems. It has a relatively thick gate oxide layer as a dielectric material between its gate terminal and semiconductor surface. The gate oxide material, which is predominantly silicon dioxide (SiO_2), slowly degrades over time. The degradation of gate oxide under an electric field has been a subject of extensive investigation for nearly two decades [1]–[7]. These studies have established that the degradation of SiO_2 introduces two primary charges that significantly alter the




Fig. 1. Typical turn-on waveform of power MOSFETs.

electrical parameters of a power MOSFET: 1) oxide-trapped charge (Q_{ot}) within gate oxide, and 2) interface-trapped charge (Q_{it}) at the oxide–silicon interface.

The electrical parameters serve as precursors (or indicators) of gate-oxide degradation in power MOSFETs. However, in terms of observing the effects of gate-oxide degradation, very few precursors have been identified. The threshold voltage (V_{TH}) is the most commonly studied precursor of gate-oxide degradation in power MOSFETs [2], [4]–[10]. The on-resistance (R_{ON}), though a well-known precursor, has mostly been studied for assessing package-related failures during thermal or power cycling of power MOSFETs [11]–[14], and thus, very few studies have assessed its role as a precursor of gate-oxide degradation [15], [16]. However, it is shown later that R_{ON} varies significantly over the stress period, and should therefore be considered an important precursor of gate-oxide degradation. Recently, the gate plateau (or miller) voltage (V_{GP}) was proposed as an online precursor of gate-oxide degradation for power MOSFETs [17]. In this paper, the gate plateau time (t_{GP}) is proposed as a new online precursor of gate-oxide degradation. In comparison to V_{GP} , this new precursor is shown to be a more sensitive indicator of Q_{it} . It is interesting to note that online precursors, unlike off-line precursors, can be extracted without affecting system operation. The extraction of online precursors V_{TH} , V_{GP} , and t_{GP} can all be done from the same turn-on waveform of a power MOSFET shown in Fig. 1.

The precursors exhibit a distinct variation pattern due to accumulation of Q_{ot} and Q_{it} over the course of gate-oxide degradation. In [2] and [4]–[6], it is reported that the threshold voltage initially decreases (i.e., dips) due to a buildup of positive Q_{ot} , but it rises back to its initial value and beyond (i.e., rebounds) due to an accumulation of negatively charged Q_{it} . This dip-and-

Manuscript received June 8, 2017; revised December 6, 2017; accepted January 23, 2018. Date of publication February 5, 2018; date of current version September 28, 2018. Recommended for publication by Associate Editor Brad Lehman. (Corresponding author: Ujjwal Karki.)

The authors are with the Department of Electrical and Computer Engineering, Michigan State University, East Lansing, MI 48824 USA (e-mail: karkiuji@egr.msu.edu; fzpeng@egr.msu.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2018.2801848




Fig. 2. Expected variation of precursors over time.

rebound variation is also known as the turnaround effect [2], [8], [18], [19]. Recently, a similar dip-and-rebound variation pattern was also observed in gate plateau (or miller) voltage [17]. On the other hand, some literatures have reported that precursors only increase (or rebound) over time. For instance, the threshold voltage and the on-resistance have been reported to only increase due to gate-oxide degradation [9], [10], [16], [20]. While confirming the dip-and-rebound variation pattern of precursors, we observed that, if measurements were not taken at brief intervals especially during initial stages of degradation, the initial dip might not be observed at all. This is because the effect of Q_{ot} is dominant during initial stages of degradation [1], [8], [17], [21], and depending upon the electrical stress, its effect may be observable for a relatively short time. It is important to note that all electrical parameters mentioned earlier, i.e., V_{TH} , R_{ON} , V_{GP} , and t_{GP} , bear a strong analytical relationship with Q_{ot} and Q_{it} through the threshold voltage (to be discussed later). Therefore, we can expect the variation of other precursors to replicate the dip-and-rebound variation pattern of V_{TH} over the course of gate-oxide degradation, as shown in Fig. 2. The precursors initially dip, reach their minimum values at turnaround point, and then rebound to their initial values and beyond.

The dip-and-rebound variation of electrical parameters due to gate-oxide degradation can be detrimental to device performance, reliability, and efficiency. The dip may cause the threshold voltage to shift to negative values (as shown in the experimental results later), which may cause a “normally OFF” (or enhancement type) MOSFET to become a “normally ON” (or depletion type) MOSFET, or may result in a MOSFET with high OFF-state leakage current [6], [22]. This is a very serious problem as it can lead to unintended operation of power electronic devices. In a similar manner, the rebound causes simultaneous increase of R_{ON} , V_{GP} , and t_{GP} , which correspond to an increase in on-state loss, switching loss, and switching time of the MOSFET, respectively. A holistic approach that predicts the dip-and-rebound variation of all four precursors is therefore necessary to understand the effect of gate-oxide degradation on power MOSFETs.

The purpose of this paper is threefold: 1) to propose a new on-line precursor of gate-oxide degradation—the gate plateau time; 2) to demonstrate a simultaneous dip-and-rebound variation pattern of all four precursors of gate-oxide degradation (V_{TH} , R_{ON} ,

V_{GP} , and t_{GP}); and 3) to compare the shift tendencies of each precursor over the course of gate-oxide degradation. It is shown that all four precursors reflect the gate-oxide degradation status with a simultaneous negative and positive shift from their initial values. The threshold voltage was found to be the most suitable precursor for observing the negative shift (dip), while R_{ON} and t_{GP} were found to be the most suitable precursors for observing the positive shift (rebound). Such an understanding of the nature of variation of these precursors will enable an effective and redundant monitoring of gate-oxide degradation process in power MOSFETs while being used in real power-electronic systems.

The organization of the paper is as follows. Section II provides background information about the effect of gate-oxide degradation in power MOSFETs. Section III investigates the variation of all four precursors with respect to the type of trapped charges. Section IV explains the experimental setup and precursors’ measurement methods in detail. The subsequent sections provide experimental verification of variation patterns in two commercially available power MOSFETs (IRF510 and IRF520).

II. EFFECTS OF GATE-OXIDE DEGRADATION

The two well-known vertical structures of power MOSFETs, vertical-diffused (VD) structure and trench-gate (or U-MOSFET) structure, are shown in Fig. 3. These MOSFETs have a relatively thick gate oxide layer as a dielectric material between the gate terminal and semiconductor surface. The metal–oxide–semiconductor (MOS) sandwich thus formed is shown within dotted rectangles in Fig. 3.

The degradation of gate oxide under electric field has been a subject of extensive investigation for nearly two decades. Several researches have been devoted to the theoretical and analytical study of the effects of trapped charges on threshold voltage and mobility [1], [2], [4]–[7]. Based on these studies, the gate-oxide degradation generates two primary types of charges: 1) oxide-trapped charge (Q_{ot}) within gate oxide, and 2) interface-trapped charge (Q_{it}) at the oxide–silicon interface. The present understanding of the effect of trapped charges on threshold voltage can be summarized into three stages, as shown in Fig. 4.

Stage I: This represents the MOS structure before the initiation of gate-oxide degradation. It is assumed that there are no Q_{ot} or Q_{it} within gate oxide prior to degradation.

Stage II: During the initial phase of degradation, Q_{ot} begins to build up within gate oxide. These oxide-trapped charges exhibit donor like behavior and are positively charged. The presence of positive Q_{ot} increases effective electric field across gate oxide and contributes to the inversion of the channel. This leads to a decrease of threshold voltage in power MOSFETs. The threshold voltage may even decrease (dip) to a negative value causing a “normally OFF” (or enhancement type) MOSFET to become a “normally ON” (or depletion type) MOSFET.

Stage III: After a buildup of a certain threshold of Q_{ot} , interface traps begin to form at oxide–silicon interface. Since there is a time delay between the creation of Q_{ot} and the creation of interface traps, the effects of Q_{ot} is observable at early stages of degradation. However, after a certain time, the increase of




Fig. 3. Elementary cell cross section of (a) VD-MOSFET structure and (b) U-MOSFET structure.




Fig. 4. Stages of gate-oxide degradation.

interface traps become very dominant. Since the interface traps can interact electrically with the charge carriers, they begin to capture electrons and in the process, become negatively charged in an n-channel MOSFET. Additionally, the build-up of negatively charged Q_{it} compensates the effect of oxide field. Thus, a higher electric field is required across the oxide for channel inversion. This leads to an increase (rebound) of threshold voltage in power MOSFETs. Upon prolonged stress, the threshold voltage rises to back its initial value and beyond, allowing the power MOSFET to regain its “normally OFF” state.

Based on above discussion, the threshold voltage shift can be represented as a sum of the shifts due to positive oxide-trapped charges (during stage II) and negative interface-trapped charges (during stage III). The positive oxide-trapped charges have an effect of reducing the threshold voltage while the negative interface-trapped charges have an effect of increasing the threshold voltage. It is also important to mention that accumulation of both Q_{ot} and Q_{it} reduce channel carrier mobility. But the mobility reduction is primarily due to scattering from charges in interface traps [22]–[24]. The empirical expression modeling the effect of gate-oxide degradation mechanism on threshold-voltage shift and channel carrier mobility reduction is given by [5], [6]

$$V_{TH} = V_{TH0} - \frac{qN_{ot}}{C_{ox}} + \frac{qN_{it}}{C_{ox}} \quad (1)$$

and

$$\mu = \frac{\mu_o}{1 + \alpha_{ot}N_{ot} + \alpha_{it}N_{it}} \quad (2)$$

where V_{TH0} and μ_o are the initial values of threshold voltage and mobility, respectively; N_{ot} and N_{it} are the stress-induced changes in densities of Q_{ot} and Q_{it} , respectively; and α_{ot} and α_{it} are the coefficients describing the effects of Q_{ot} and Q_{it} , respectively.

III. INVESTIGATION OF VARIATION OF PRECURSORS

The other electrical parameters, i.e., V_{GP} , t_{GP} , and R_{ON} , bear a strong analytical relationship with threshold voltage. Therefore, we can expect these precursors to replicate the dip-and-rebound variation pattern of V_{TH} over the course of gate-oxide degradation. In this section, the analytical expressions of four precursors are analyzed to show their respective dip-and-rebound variations.

A. Variation of Threshold Voltage

The partial derivative of V_{TH} in (1) with respect to (w.r.t.) N_{it} and N_{ot} results in

$$\frac{\partial V_{TH}}{\partial N_{ot}} = -\frac{q}{C_{ox}} < 0 \quad (3)$$

and

$$\frac{\partial V_{TH}}{\partial N_{it}} = \frac{q}{C_{ox}} > 0. \quad (4)$$

The partial derivative of V_{TH} w.r.t. N_{ot} in (3) is negative. Similarly, the partial derivative of V_{TH} w.r.t. N_{it} is positive. This follows our previous discussion that V_{TH} decreases with increase of N_{ot} and increases with increase of N_{it} , indicating a dip-and-rebound variation pattern.

B. Variation of Gate Plateau Voltage

Recently, V_{GP} was proposed as a precursor of gate-oxide degradation and its analytical relationship with respect to trapped charges was derived for power MOSFETs in [17]. The gate plateau voltage of a power MOSFET is given by [25]

$$V_{GP} = V_{TH} + \sqrt{\frac{I_D L_{CH}}{\mu C_{ox} Z}} \quad (5)$$

where I_D is the drain current, L_{CH} is the channel length, Z is the channel width, and C_{ox} is the specific gate oxide capacitance.

The partial derivative of V_{GP} w.r.t. N_{ot} and N_{it} results in

$$\frac{\partial V_{GP}}{\partial N_{ot}} = \frac{\partial V_{TH}}{\partial N_{ot}} - \frac{1}{2\mu_o^{3/2}} \sqrt{\frac{I_D L_{CH}}{C_{ox} Z}} \frac{\partial \mu}{\partial N_{ot}} \quad (6)$$

and

$$\frac{\partial V_{GP}}{\partial N_{it}} = \frac{\partial V_{TH}}{\partial N_{it}} - \frac{1}{2\mu_o^{3/2}} \sqrt{\frac{I_D L_{CH}}{C_{ox} Z}} \frac{\partial \mu}{\partial N_{it}}. \quad (7)$$

Since the manufacturing parameters of commercial power MOSFETs are not always provided in the datasheet, an appreciable effort was made to determine the sign of (6) in [17]. As mentioned before, the presence of both Q_{ot} and Q_{it} reduce the channel carrier mobility. Because the mobility reduction is primarily due to interface trapped charges [22]–[24], we can assume that the decrease of mobility due to N_{ot} in (6) is negligible. This assumption simplifies the analytical expressions of (6) and (7) to

$$\frac{\partial V_{GP}}{\partial N_{ot}} \simeq \frac{\partial V_{TH}}{\partial N_{ot}} < 0 \quad (8)$$

and

$$\frac{\partial V_{GP}}{\partial N_{it}} = \frac{\partial V_{TH}}{\partial N_{it}} - \frac{1}{2\mu_o^{3/2}} \sqrt{\frac{I_D L_{CH}}{C_{ox} Z}} \frac{\partial \mu}{\partial N_{it}} > 0. \quad (9)$$

The partial derivative of V_{GP} w.r.t. N_{ot} in (8) is negative. Also, since V_{TH} increases w.r.t. N_{it} and μ decreases w.r.t. N_{it} , the partial derivative of V_{GP} w.r.t. N_{it} in (9) is positive. This means that V_{GP} initially decreases due to accumulation of N_{ot} . As the formation of N_{it} begins to compensate the effect of N_{ot} , V_{GP} rebounds to its initial value and beyond. The shift tendency of V_{GP} due to trapped charges is illustrated in Fig. 5, where $V_{GP2} > V_{GP0}$ (Fresh MOSFET) $> V_{GP1}$. This indicates that V_{GP} dips initially, and then rebounds like V_{TH} .

C. Variation of the Gate Plateau Time

In this paper, the gate plateau time (t_{GP}) is proposed as a new online precursor of gate-oxide degradation. This is the time span where the gate voltage remains constant and equal to V_{GP} . During this time span (time span $(t_3 - t_2)$ in Fig. 1), the drain voltage (v_D) gradually decreases at a rate given by [25]

$$\frac{dv_D}{dt} = -\frac{V_G - V_{GP}}{R_G C_{GD,av}} \quad (10)$$

where R_G is the gate resistance, V_G is the gate voltage, and $C_{GD,av}$ is an assumed average value of gate-drain capacitance during the transient.




Fig. 5. Shift tendencies of V_{GP} and t_{GP} .

As seen from expression (10), the rate of change of v_D depends on the magnitude of R_G and V_{GP} . For a given R_G , a smaller V_{GP} results in a larger dv_D/dt and vice versa. Furthermore, a larger dv_D/dt corresponds to a smaller t_{GP} and vice versa. The presence of Q_{ot} leads to a smaller V_{GP} , and thus, a smaller t_{GP} , while the presence of Q_{it} leads to a larger V_{GP} , and thus, a larger t_{GP} . This is illustrated in Fig. 5 where $t_{GP2} > t_{GP0}$ (Fresh MOSFET) $> t_{GP1}$. This indicates that t_{GP} dips and rebounds like V_{TH} and V_{GP} .

The variation of t_{GP} can also be explained using quantitative method. The time interval $(t_3 - t_2)$ of a power MOSFET is given by [25]

$$t_{GP} = t_3 - t_2 = \frac{R_G C_{GD,av}}{V_G - V_{GP}} [V_{DS} - v_D(t_3)]. \quad (11)$$

As shown in the turn-on waveform in Fig. 1, at the end of time t_3 , the drain voltage $v_D(t_3)$ becomes nearly equal to the on-state voltage drop of the power MOSFET. Thus, $v_D(t_3)$ can be considered negligible. Therefore, the expression for t_{GP} in (11) can be rewritten as

$$t_{GP} = t_3 - t_2 = R_G C_{GD,av} \frac{V_{DS}}{V_G - V_{GP}}. \quad (12)$$

The partial derivative of t_{GP} w.r.t. N_{ot} and N_{it} results in

$$\frac{\partial t_{GP}}{\partial N_{ot}} = R_G C_{GD,av} \frac{V_{DS}}{(V_G - V_{GP})^2} \frac{\partial V_{GP}}{\partial N_{ot}} < 0 \quad (13)$$

and

$$\frac{\partial t_{GP}}{\partial N_{it}} = R_G C_{GD,av} \frac{V_{DS}}{(V_G - V_{GP})^2} \frac{\partial V_{GP}}{\partial N_{it}} > 0 \quad (14)$$

respectively. Since the partial derivative of V_{GP} w.r.t. N_{it} is negative in (8), the partial derivative of t_{GP} w.r.t. N_{ot} in (13) is also negative. This indicates that t_{GP} decreases with increase of N_{ot} . Similarly, since the partial derivative of V_{GP} w.r.t. N_{it} is positive in (9), the partial derivative of t_{GP} w.r.t. N_{it} in (14) is also positive. This indicates that t_{GP} increases with increase of N_{it} . Thus, t_{GP} follows a dip-and-rebound variation pattern like V_{TH} and V_{GP} .

D. Variation of On-Resistance

The on-resistance of the power MOSFET shown in Fig. 3 is mainly composed of four resistances: channel resistance R_{CH} , accumulation layer resistance R_A , drift resistance R_D , and contact resistance R_C [16], [25]. The presence of trapped charges due to gate-oxide degradation mainly affects R_{CH} and R_A [16]. Thus, the variation of R_{CH} and R_A reflects the variation of R_{ON} in power MOSFETs due to gate-oxide degradation. These resistances are given by [25]

$$R_{CH} = \frac{L_{CH}}{2Z\mu C_{ox}(V_G - V_{TH})} \quad (15)$$

and

$$R_A = \frac{L_A}{2Z\mu_{nA} C_{ox}(V_G - V_{TH})} \quad (16)$$

where Z is the length of the cell in the orthogonal direction to the cross section shown in Fig. 3, L_{CH} is the channel length, L_A is the accumulation layer path, μ is the inversion-layer mobility, μ_{nA} is the accumulation-layer mobility, and C_{ox} is the specific gate oxide capacitance.

As mentioned before, the effect of N_{ot} on mobility is assumed to be negligible. Thus, the derivative of R_{CH} w.r.t. N_{ot} and N_{it} can be simplified to

$$\frac{\partial R_{CH}}{\partial N_{ot}} = \frac{L_{CH}}{2Z\mu C_{OX}(V_G - V_{TH})^2} \frac{\partial V_{TH}}{\partial N_{ot}} < 0 \quad (17)$$

and

$$\frac{\partial R_{CH}}{\partial N_{it}} = \frac{L_{CH}}{2Z\mu^2 C_{OX}(V_G - V_{TH})^2} \left[\mu \frac{\partial V_{TH}}{\partial N_{it}} - (V_G - V_{TH}) \frac{\partial \mu}{\partial N_{it}} \right] > 0. \quad (18)$$

The field dependence of accumulation-layer mobility is very similar to inversion-layer mobility [24]. Thus, the presence of trapped charges can be expected to bring a similar reduction in both μ and μ_{nA} . Therefore, the derivative of R_A w.r.t. N_{ot} and N_{it} can be calculated (with similar assumptions made for R_{CH}) as

$$\frac{\partial R_A}{\partial N_{ot}} = \frac{L_A}{2Z\mu_{nA} C_{OX}(V_G - V_{TH})^2} \frac{\partial V_{TH}}{\partial N_{ot}} < 0 \quad (19)$$




Fig. 6. Circuit schematic for (a) HEF-stress platform and (b) switching-test platform.

and

$$\frac{\partial R_A}{\partial N_{it}} = \frac{L_A}{2Z\mu_{nA}^2 C_{OX}(V_G - V_{TH})^2} \left[\mu_{nA} \frac{\partial V_{TH}}{\partial N_{it}} - (V_G - V_{TH}) \frac{\partial \mu_{nA}}{\partial N_{it}} \right] > 0. \quad (20)$$

As seen from expression (17) and (19), the derivative of both R_{CH} and R_A w.r.t. N_{ot} are negative, which indicates that R_{ON} decreases with increase of N_{ot} . Similarly, the derivative of both R_{CH} and R_A w.r.t. N_{it} in (18) and (20) are positive, which indicates that R_{ON} increases with increase of N_{it} . Thus, R_{ON} follows a dip-and-rebound variation pattern like V_{TH} , V_{GP} , and t_{GP} .

IV. EXPERIMENT DETAILS

Experiments were performed on two different commercial power MOSFETs: IRF510 (100 V, 5.6 A) and IRF520 (100 V, 9.2 A) [26], [27] in order to validate the analysis made in previous section.

A. Experimental Setup

The experimental circuit schematic and overall setup are shown in Figs. 6 and 7, respectively. The setup mainly consists of a high-electric-field (HEF) stress platform [see Fig. 6(a)] to induce accelerated gate-oxide degradation of MOSFETs, a switching-test platform [see Fig. 6(b)] to obtain the MOSFETs' turn-on waveform, and a B2912A device analyzer to obtain device characteristics.

A total of five MOSFETs [DUT 1 through DUT 5 in Fig. 6(a)] were inserted into the sockets of the HEF-stress platform for accelerated aging. Electrical stressing was performed by applying positive bias to the gate electrode at ambient temperature (25 °C)




Fig. 7. Experimental setup.

with the drain and source terminals grounded. The stress voltage was chosen (fixed 65 V for both devices) such that it was sufficient to initiate observable gate-oxide degradation, but low enough not to cause gate oxide breakdown.

To obtain the turn-on waveforms, each MOSFET was driven by a gate driver with a gate bias voltage of -5 V/ $+15$ V [see Fig. 6(b)]. Since, it is easier to observe switching characteristics with a larger gate resistance, an external $100\ \Omega$ resistance was inserted between the gate driver and the gate terminal of the MOSFET. To minimize self-heating of the MOSFET during the test, a single $25\ \mu\text{s}$ pulse was provided to the gate driver. A dc voltage of 30 V and a load resistance (R_L) of $30\ \Omega$ were used to ensure a drain current of 1 A.

B. Experimental Process

The experimental process mainly comprises the following: 1) the application of HEF stress for accelerated aging of gate oxide, and 2) the measurement of precursors after the stress. The stress-and-measurement of precursors were carried out for variable times represented by the time set, $t = \{0, 2, 2, 2, 2, 2, 20, 40, 40, 40\}$ for 150 min. It is important to mention that a brief stress-and-measurement pattern of 2-min interval during the initial stages of stress was necessary to observe the ‘‘dip’’ effect of Q_{ot} on precursors.

Fig. 8(a) shows the experimental process followed to determine V_{TH} and R_{on} for the batch of five MOSFETs. The pulsed $I_D - V_{GS}$ transfer characteristics and $I_D - V_{DS}$ characteristics graphs were obtained using a B2912A device analyzer. The threshold voltage was determined from the pulsed $I_D - V_{GS}$ characteristics using linear extrapolation method [28]–[30], and the on-resistance was determined from the pulsed $I_D - V_{DS}$ characteristics (@ $I_D = 1$ A and $V_G = 10$ V). Then, the batch of five MOSFETs was transferred into the sockets of HEF-stress platform for accelerated aging for a specific duration listed in the time set earlier. Upon subsequent aging, the precursors were measured again. This stress-and-measurement process was carried out for a total duration of 150 min.

Fig. 8(b) shows the experimental process followed to obtain V_{GP} and t_{GP} . The individual MOSFETs were inserted into the socket of switching-test platform. The gate plateau voltage and




Fig. 8. Experimental process flowchart for measurement of (a) V_{TH} and R_{ON} and (b) V_{GP} and t_{GP} .

gate plateau time were obtained from the turn-on waveform. Upon subsequent aging, these precursors were measured again. This stress-and-measurement process was carried out for a total duration of 150 min.

V. RESULTS AND DISCUSSION

A total of 20 MOSFETs (ten of each MOSFET type) were tested to confirm the variation pattern of electrical parameters. The names of different samples followed the format: KP-510-xx for IRF510 sample group and KP-520-xx for IRF520 sample group, where xx denoted each sample’s number. Figs. 9 and 10 show the variation of precursors with HEF stress for all the samples, where the bottom horizontal axis corresponds to the order of measurement and the top horizontal axis corresponds to the specific time at which each measurement was taken. As aforementioned, an initial dip was predominantly due to a buildup of Q_{ot} , while the rebound in the later stages was predominantly due to an accumulation of Q_{it} .

A. Variations of Threshold Voltage

Figs. 9(a) and 10(a) show the variation of V_{TH} that occurred in both the IRF510 (KP-510-11 through KP-510-15) and IRF520 (KP-520-51 through KP-520-55) samples when the samples were subjected to HEF stress. Fresh KP-510-xx and KP-520-xx samples had average initial positive V_{TH} of nearly $+3.2$ and $+3.1$ V, respectively. During an initial four min of stress, V_{TH} decreased to negative values (nearly -3.1 V for KP-510-xx samples and -3.2 V for KP-520-xx samples). After the turnaround point, V_{TH} returned to and surpassed its initial positive value. The ‘positive to negative to positive’ transition of V_{TH} indicated ‘normally OFF to normally ON to normally OFF’ transitions in power MOSFETs over the course of gate-oxide degradation.




Fig. 9. Variations of (a) threshold voltage, (b) on-resistance, (c) gate plateau voltage, and (d) gate plateau time for five samples of IRF510 over time.

B. Variations of On-Resistance

Figs. 9(b) and 10(b) show the variation of R_{ON} that occurred in both the IRF510 (KP-510-11 through KP-510-15) and IRF520 (KP-520-51 through KP-520-55) samples. It was observed that R_{ON} decreased very slightly in the initial stage. However, it rebounded significantly in the later stages of degradation (exceeding 4 times for IRF510 samples and 6 times for IRF520 samples). Thus, it was observed that R_{ON} followed the dip-and-rebound variation pattern like V_{TH} .

C. Variations of Gate Plateau Voltage

Figs. 9(c) and 10(c) show the variation of V_{GP} that occurred in both the IRF510 (KP-510-31 through KP-510-35) and IRF520 (KP-520-71 through KP-520-75) samples. It was observed that V_{GP} dipped and rebounded in a manner similar to V_{TH} and R_{ON} . Fig. 11 shows gate voltage (V_G) waveforms for samples KP-510-31 and KP-520-74. The solid black arrows point to an initial V_{GP} decrease, which was followed by a V_{GP} increase during later stages. Tabulated V_{GP} values show that $V_{GP} @ 150 \text{ min} > V_{GP} @ 0 \text{ min}$ (Fresh MOSFET) $> V_{GP} @ 6 \text{ min}$ for KP-510-31 sample (or $V_{GP} @ 4 \text{ min}$ for KP-520-74 sample).

D. Variations of Gate Plateau Time

Figs. 9(d) and 10(d) show the variation of t_{GP} that occurred in both the IRF510 (KP-510-31 through KP-510-35) and IRF520 (KP-520-71 through KP-520-75) samples. It was observed that t_{GP} dipped and rebounded in a manner similar to other precursors: V_{TH} , R_{ON} , and V_{GP} . Such a variation can also be observed in the waveform in Fig. 11, in which dotted black lines show t_{GP} at different stress times. Tabulated t_{GP} values show that $t_{GP} @ 150 \text{ min} > t_{GP} @ 0 \text{ min}$ (Fresh MOSFET) $> t_{GP} @ 6 \text{ min}$ for KP-510-31 sample (or $t_{GP} @ 4 \text{ min}$ for KP-520-74 sample).

E. Precursor Comparison

The experiment's results confirmed that all four precursors reflected the gate-oxide degradation status with simultaneous negative and positive shifts from their initial values. The shift tendency of each precursor was different; the average shifts from the respective initial values of the precursors in both sample groups are provided in Table I. The percentage shifts were computed for a stress period of 150 min. For longer stress periods, the percentage positive shifts can be expected to increase. Three observations were noted:




Fig. 10. Variations of (a) threshold voltage, (b) on-resistance, (c) gate plateau voltage, and (d) gate plateau time for five samples of IRF520 over time.




Fig. 11. Variations of V_{GP} and t_{GP} shown in gate voltage waveform of (a) sample KP-510-31 and (b) sample KP-520-74.

TABLE I
PERCENTAGE SHIFT OF PRECURSORS

Precursors	IRF510 Samples		IRF520 Samples	
	% Negative Shift	% Positive Shift	% Negative Shift	% Positive Shift
Threshold voltage	200%	65%	200%	100%
On-resistance	7%	440%	5%	610%
Gate plateau voltage	80%	50%	115%	70%
Gate plateau time	40%	130%	40%	160%

- 1) In both sample groups, V_{TH} had the highest negative shift at nearly 200% each, while R_{ON} exhibited the least negative shifts at 7% and 5% for the IRF510 and IRF520 samples, respectively. In addition, for both groups, V_{GP} had a higher negative shift than t_{GP} .
- 2) In both sample groups, R_{ON} had the highest positive shift at nearly 440% and 610% for IRF510 and IRF520 samples, respectively. Moreover, t_{GP} had the highest positive shift (nearly 130% for IRF510 samples and 160% for IRF520 samples) compared to V_{TH} (nearly 65% for IRF510 samples and 100% for IRF520 samples) and V_{GP} (nearly 50% for IRF510 samples and 70% for IRF520 samples). Although it was found that the off-line precursor R_{ON} had a maximum positive shift, the online precursors (V_{TH} , V_{GP} , and t_{GP}) have an additional advantage over R_{ON} (off-line precursor) in that they can be extracted without affecting a system's operation.
- 3) The threshold voltage was the most suitable precursor for observing the negative shift while R_{on} and t_{GP} were more suitable precursors for observing the positive shift.

VI. CONCLUSION

In this paper, the effect of gate-oxide degradation on four electrical parameters of power MOSFETs were examined qualitatively and quantitatively. It was demonstrated that the electrical parameters of power MOSFETs vary with a dip-and-rebound pattern over the course of gate-oxide degradation. The pattern, which results from the presence of oxide-trapped charges and interface-trapped charges, was confirmed by inducing gate-oxide degradation in two different commercial power MOSFETs. The results of all samples were very consistent and repeatable. Furthermore, shift tendencies, which occurred throughout gate-oxide degradation in the online and off-line precursors, i.e., V_{TH} , V_{GP} , R_{ON} , and t_{GP} , were compared. The new online precursor t_{GP} was found to be a competitive precursor of gate-oxide degradation, as it had a higher positive shift than the other online precursors (V_{TH} and V_{GP}). Additionally, V_{TH} was found to be the most sensitive precursor for observing the negative shift, while R_{on} and t_{GP} were found to be the most sensitive precursors for observing the positive shift.

ACKNOWLEDGMENT

The authors would like to thank N. S. González-Santini for his helpful remarks that contributed to improving the quality

of paper and H. Zeng and A. Taylor for their helpful technical assistance throughout the experiment.

REFERENCES

- [1] S. Dimitrijević and N. Stojadinović, "Analysis of CMOS transistor instabilities," *Solid State Electron.*, vol. 30, no. 10, pp. 991–1003, 1987.
- [2] N. Stojadinović and S. Dimitrijević, "Instabilities in MOS transistors," *Microelectron. Reliab.*, vol. 29, no. 3, pp. 371–380, 1989.
- [3] U. Schwalke, M. Pözl, T. Sekinger, and M. Kerber, "Ultra-thick gate oxides: Charge generation and its impact on reliability," *Microelectron. Reliab.*, vol. 41, no. 7, pp. 1007–1010, 2001.
- [4] N. Stojadinović *et al.*, "Mechanisms of positive gate bias stress induced instabilities in power VDMOSFETs," *Microelectron. Reliab.*, vol. 41, no. 9–10, pp. 1373–1378, 2001.
- [5] N. Stojadinović *et al.*, "Effects of electrical stressing in power VDMOSFETs," in *Proc. 2003 IEEE Conf. Electron Devices Solid-State Circuits*, 2003, vol. 45, pp. 291–296.
- [6] N. Stojadinović, I. Manić, S. Djorić-Veljković, V. Davidović, S. Golubović, and S. Dimitrijević, "Electrical stressing effects in commercial power VDMOSFETs," in *Proc. IEE, Circuits, Devices Syst.*, 2006, vol. 153, no. 3, pp. 281–288.
- [7] I. Manić, S. Djorić-Veljković, V. Davidović, D. Danković, S. Golubović, and N. Stojadinović, "Spontaneous recovery in DC gate bias stressed power VDMOSFETs," in *Proc. 25th Int. Conf. Microelectron.*, 2006, no. 2, pp. 639–644.
- [8] I. A. Starkov and A. S. Starkov, "Analysis of the threshold voltage turn-around effect in long-channel n-MOSFETs due to hot-carrier stress," *Microelectron. Reliab.*, vol. 54, no. 1, pp. 33–36, 2014.
- [9] S. Saha, J. R. Celaya, V. Vashchenko, S. Mahiuddin, and K. F. Goebel, "Accelerated aging with electrical overstress and prognostics for power MOSFETs," in *Proc. IEEE 2011 Energy Tech*, 2011, pp. 1–6.
- [10] J. R. Celaya, P. Wysocki, V. Vashchenko, S. Saha, and K. Goebel, "Accelerated aging system for prognostics of power semiconductor devices," in *Proc. 2010 IEEE Autotestcon*, 2010, pp. 1–6.
- [11] A. Sow, S. Somaya, Y. Ousten, J. M. Vinassa, and F. Patoureaux, "Power MOSFET active power cycling for medical system reliability assessment," *Microelectron. Reliab.*, vol. 53, no. 9–11, pp. 1697–1702, 2013.
- [12] J. R. Celaya, A. Saxena, P. Wysocki, S. Saha, and K. Goebel, "Towards prognostics of power MOSFETs: Accelerated aging and precursors of failure," in *Proc. PHMC 2010*, 2010, pp. 1–10.
- [13] L. Dupont, S. Lefebvre, M. Bouaroudj, Z. Khatir, J. C. Faugières, and F. Emorine, "Ageing test results of low voltage MOSFET modules for electrical vehicles," in *Proc. 2007 Eur. Conf. Power Electron. Appl.*, Aalborg, 2007, pp. 1–10.
- [14] S. Dusmez, H. Duran, and B. Akin, "Remaining useful lifetime estimation for thermally stressed power MOSFETs Based on on-state resistance variation," *IEEE Trans. Ind. Appl.*, vol. 52, no. 3, pp. 2554–2563, May–Jun. 2016.
- [15] C. Chen, X. Ye, Y. Wang, J. Xu, and G. Zhai, "PHM application of power converters using health precursor of power MOSFETs," in *Proc. 2015 Progn. Syst. Heal. Manag. Conf.*, Oct. 2015, pp. 1–5.
- [16] Z. Pavlovic, I. Manić, Z. Prijic, V. Davidovic, and N. Stojadinovic, "Influence of gate oxide charge density on VDMOS transistor ON-resistance," in *Proc. Int. Conf. Microelectron.*, 1999, vol. 2, pp. 663–666.
- [17] X. Ye, C. Chen, Y. Wang, G. Zhai, and G. J. Vachtsevanos, "Online condition monitoring of power MOSFET gate oxide degradation based on miller platform voltage," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4776–4784, Jun. 2017.
- [18] S. M. Aleksić, A. B. Jakšić, and M. M. Pejović, "Repeating of positive and negative high electric field stress and corresponding thermal post-stress annealing of the n-channel power VDMOSFETs," *Solid. State. Electron.*, vol. 52, no. 8, pp. 1197–1201, 2008.
- [19] V. Davidovic *et al.*, "Turn-around of threshold voltage in gate bias stressed p-channel power vertical double-diffused metal-oxide-semiconductor transistors," *Japanese J. Appl. Phys. Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol. 47, no. 8 PART 1, pp. 6272–6276, 2008.
- [20] C. Cen, Y. E. Xuerong, W. Yixing, and Z. Guofu, "PHM application of power converters using health precursor of power MOSFETs," in *Proc. 2015 Prognostics Syst. Health Manag. Conf.*, Beijing, 2015, pp. 1–5.
- [21] J. R. Schwank *et al.*, "Radiation effects in MOS oxides," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 4, pp. 1833–1853, Aug. 2008.

- [22] A. J. Leis *et al.*, "Time dependence of bias-stress-induced SiC MOSFET threshold-voltage instability measurements," *IEEE Trans. Electron. Devices*, vol. 55, no. 8, pp. 1835–1840, Aug. 2008.
- [23] K. F. Galloway and R. D. Schrimpf, "MOS device degradation due to total dose ionizing radiation in the natural space environment: A review," *Microelectron. J.*, vol. 21, no. 2, pp. 67–81, 1990.
- [24] S. C. Sun and J. D. Plummer, "Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces," *IEEE J. Solid-State Circuits*, vol. 15, no. 4, pp. 562–573, Aug. 1980.
- [25] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*. New York, NY, USA: Springer, 2008, pp. 278–500.
- [26] Vishay, "Datasheet Power MOSFET IRF510," 2015. [Online]. Available: <http://www.vishay.com/docs/91015/sihf510.pdf>
- [27] Vishay, "Datasheet Power MOSFET IRF520," 2011. [Online]. Available: <http://www.vishay.com/docs/91017/91017.pdf>
- [28] A. Ortiz-Conde *et al.*, "Revisiting MOSFET threshold voltage extraction methods," *Microelectron. Reliab.*, vol. 53, no. 1, pp. 90–104, 2013.
- [29] A. Ortiz-Conde *et al.*, "A review of recent MOSFET threshold voltage extraction methods," *Microelectron. Reliab.*, vol. 42, no. 45, pp. 583–596, 2002.
- [30] L. Dobrescu, M. Petrov, D. Dobrescu, and C. Ravariu, "Threshold voltage extraction methods for MOS transistors," in *Proc. Int. Semicond. Conf.*, vol. 1, no. 2, pp. 371–374, 2000.



Ujjwal Karki (S'14) received the B.S. degree in electrical engineering from Pulchowk Engineering Campus, Tribhuvan University, Patan, Nepal, in 2009. He is currently working toward the Ph.D. degree at Michigan State University, East Lansing, MI, USA.

From 2009 to 2012, he was with High-Tension Switchgears Pvt. Ltd., Kathmandu, Nepal, first as a Site Engineer and then as a Project Engineer, during which he was involved in the construction and installation of several medium to high-voltage substation (up to 132 kV) projects. His current research interests

include failure prognosis and condition monitoring of power semiconductor devices, power semiconductor device characterization, power converters for grid applications, and long-distance underground power transmission.



Fang Zheng Peng (M'92–SM'96–F'05) received the B.S. degree in electrical engineering from Wuhan University, Wuhan, China, in 1983, and the M.S. and Ph.D. degrees in electrical engineering from the Nagaoka University of Technology, Nagaoka, Japan, in 1987 and 1990, respectively.

From 1990 to 1992, he was a Research Scientist with Toyo Electric Manufacturing Company, Ltd., Tokyo, Japan, where he was involved with the research and development of active power filters, flexible ac transmission system (FACTS) applications, and motor drives. From 1992 to 1994, he was with the Tokyo Institute of Technology, Tokyo, as a Research Assistant Professor, where he initiated a multilevel inverter program for FACTS applications and a speed-sensorless vector control project. From 1994 to 1997, he was a Research Assistant Professor with the University of Tennessee, Knoxville, TN, USA. From 1994 to 2000, he was with the Oak Ridge National Laboratory, where from 1997 to 2000, he was the Lead (Principal) Scientist with the Power Electronics and Electric Machinery Research Center. Since 2000, he has been with Michigan State University, East Lansing, MI, USA, where he is currently a University Distinguished Professor in the Department of Electrical and Computer Engineering. He is the holder of more than 15 patents.