

Letters

Control and Operating Range Analysis of an AC-Stacked PV Inverter Architecture Integrated With a Battery

Namwon Kim , *Student Member, IEEE*, and Babak Parkhideh , *Senior Member, IEEE*

Abstract—This letter presents a control scheme to operate a battery-integrated ac-stacked photovoltaic (PV) inverter architecture and its operating range analysis. The main operation strategy is the combination of decentralized controls of individual inverter members; PV and battery. In ac-series integration, battery charging and discharging operations affect operating margins of the PV inverter members. The interactive operation needs to be analyzed to identify the system operating range under different conditions. A ramp-rate control, which mitigates PV output variations and improves grid stability, is a suitable application for the PV-battery ac-stacked inverter architecture utilizing a panel-level modular inverter design. In this letter, decentralized ramp-rate control is proposed and demonstrated to analyze the system operating range. The detailed system control and analysis are performed through controller hardware-in-the-loop testing.

Index Terms—AC-stacked PV inverter, battery integration, decentralized ramp-rate control, operating range analysis.

I. INTRODUCTION

THE ac-stacked photovoltaic (PV) inverter architecture is a panel-level cascaded modular inverter topology suitable for single-phase grid-tied PV applications [1], [2]. High-frequency and low-voltage PV inverter members are stacked in series to satisfy the ac voltage for grid connection and extract maximum output power from individual PV panels. To maximize the architecture's effectiveness, each building block is controlled independently without communications among themselves and with minimum handshaking with the supervisory control center for grid synchronization [2]. Its tangible advantages and capabilities with smart inverter functions are verified through laboratory experiments, controller hardware-in-the-loop (CHIL) testing, and site demonstration in [2]–[7].

In PV applications, integration of a battery into a PV generation system has received significant attention because of the intermittent nature of solar energy sources [8]–[10]. In most

Manuscript received December 21, 2017; revised February 1, 2018 and April 5, 2018; accepted April 11, 2018. Date of publication April 23, 2018; date of current version September 28, 2018. (*Corresponding author: Namwon Kim.*)

The authors are with the Electrical and Computer Engineering Department, Energy Production and Infrastructure Center, University of North Carolina at Charlotte, Charlotte, NC 28223 USA (e-mail:




Fig. 1. PV-battery ac-stacked inverter architecture and control diagram.

proper amount of the battery current reference for the DRRC are presented. The control performance of the DRRC and the interactive operation among the inverter members with PV and battery output variations are demonstrated through CHIL testing.

II. PV-BATTERY AC-STACKED INVERTER ARCHITECTURE

A. Proposed PV-Battery AC-Stacked Inverter Architecture

The proposed PV-battery ac-stacked inverter architecture is composed of three different types of modular inverters: 1) current administrator voltage compensator (CAVC), 2) voltage mode members (VMM), and 3) energy storage system (ESS). By stacking or connecting a group of PV inverters in series, the architecture can support the ac grid voltage requirement for grid connection with low-voltage semiconductor devices. Fig. 1 presents the ac-series configuration and the control diagram of the three different types of modular inverters. A CAVC controls its dc input voltage V_{PV1} with a closed-loop PI controller. A maximum power point tracking (MPPT) control generates the dc input voltage reference to extract the maximum power from the PV panel. Also, the CAVC is responsible for controlling the ac string current I_{string} with a closed-loop PR controller. A VMM only controls its dc input voltage V_{PV2} for the MPPT control of its PV panel. Multiple VMMs work as voltage buffers to build up the architecture's ac output voltage. An ESS controls the battery charging and discharging current I_{Batt} with a closed-loop PI controller. The proposed RRC generates the battery current reference to mitigating PV output variations. Individual closed-loop controls generate modulation indices m_{inv1} , m_{inv2} , and m_{inv3} to operate individual inverter members, and the feedforward terms $V_{C1,pu}$, $V_{C2,pu}$, and $V_{C3,pu}$ are applied to improve the system control response and lower the impact of grid disturbances. Details of the RRC strategy are explained in Section III. Since the PV-battery ac-stacked inverter architecture provides the decentralized environment in terms of both physical topology and control, each modular inverter is controlled autonomously by using its local measurements except for grid-synchronization information.

B. Interactive Operation Between Inverter Members

The main operation principle of the proposed PV-battery ac-stacked inverter architecture is the combination of the decentralized control algorithm of the individual inverter members connected in series. In the ac string where the same ac current i_{string} is passing through all the inverter members, the inverters' output voltages vary based on the inverter output power. Since the inverters are cooperating to regulate their ac output power in grid connection, one inverter's output power variations may affect others' ac output voltages corresponding to the inverters' operating margin. Therefore, the interaction between the inverters limits the operating range of the architecture.

When asymmetrical irradiance drop is applied to the PV panels, the PV inverter with the low output power decreases its ac output voltage, and it makes other inverters increase their output voltage to compensate the ac voltage drop and track individual maximum power point (MPP), as presented in previous publications [2], [4]. Likewise, battery charging and discharging operations force PV inverters' ac output voltage changes [21]. When battery charging mode is applied to the ESS inverter, the ESS ac voltage appears to be inverted to have negative power flow through the ESS. The inverted ESS ac voltage makes the CAVC and the VMM increase their ac voltages resulting the PV inverters' higher modulation indices. Higher modulation index requests the use of more operating margin for the inverter. If the amount of the compensated ac voltage is higher than the PV inverters' remaining operating margins, the modulation indices reach the maximum amount (1.0), and abnormal operation such as ac current distortion or losing MPPT occurs because the inverters have no room to increase their output voltage more. Different control schemes in the CAVC and the VMM introduce the different abnormal operations, ac current distortion, and losing MPPT control, since the CAVC utilizes sinusoidal ac string current information as the feedback signal for the closed-loop control and the VMM utilizes dc input voltage information. This interaction is required to be considered to design the reliable PV-battery ac-stacked inverter architecture, which has a wide operating range and provides high-quality ac current.

III. DECENTRALIZED RAMP-RATE CONTROL STRATEGY

In the proposed architecture utilizing a panel-level inverter design, a RRC, which smooths out PV output variations, is a suitable application of the battery integration due to the battery charging and discharging limitations caused by the interaction addressed in the previous section. In this architecture, the ESS determines its battery current reference without handshaking with PV inverters or supervisory control center to achieve decentralized control environment. In the proposed DRRC strategy, the ESS utilizes its local ac string current measurement $i_{string}(t)$ for detection of PV output variations and battery current calculation. The overall mechanism of the DRRC is shown in Fig. 2(a). The first step is the detection of PV variations with the differentiation of ac string current, as follows:

$$\frac{di_{string,avg}(t_k)}{dt} = \frac{i_{string,avg}(t_k) - i_{string,avg}(t_{k-1})}{t_k - t_{k-1}} \quad (1)$$




Fig. 2. Illustration of the DRRC algorithm. (a) Ideal case: without detection delay. (b) Practical case: with detection delay.

where t_k is the time at the k th instant, t_{k-1} is the time at the $(k-1)$ th instant, $i_{string_avg}(t)$ is the rms average of $i_{string}(t)$, and $dI_{string_avg}(t)$ is the ac current difference. To ignore small variations caused by the MPPT control, a dead band dI_{limit} is applied, as follows:

$$dI_{detect} = \begin{cases} dI_{string_avg}(t_{detect_drop}), & dI_{string_avg}(t_{detect_drop}) > dI_{limit} \\ 0, & dI_{string_avg}(t_{detect_drop}) \leq dI_{limit} \end{cases} \quad (2)$$

where t_{detect_drop} is the moment when PV output variation is detected, $dI_{string_avg}(t_{detect_drop})$ is the ac string current difference at t_{detect_drop} , and dI_{detect} is the PV output change detected.

The ESS will start to charge or discharge the battery to achieve the desired ramp-rate of the inverter architecture's output once the PV output variation is detected. In the proposed architecture, a criterion to distinguish the PV output changes from the total ac string output power is required for the decision of the ESS output current since the output of the ESS also affects the differentiation of the ac string current due to the series connection. As shown in Fig. 2(a), two current references $i_{ref_PV}(t)$ and $i_{ref_total}(t)$ are generated with two different ramp-rates; the detected PV output ramp-rate dI_{detect} and the desired architecture's output ramp-rate dI_{ref_total} , respectively, as follows:

$$i_{ref_PV}(t_k) = i_{ref_PV}(t_{k-1}) + \frac{dI_{detect}}{dt} \times T_{step} \quad (3)$$

$$i_{ref_total}(t_k) = i_{ref_total}(t_{k-1}) + \frac{dI_{ref_total}}{dt} \times T_{step} \quad (4)$$

$$dI_{ref_total} = dI_{detect} \times k_{ramp_rate_total} \quad (5)$$

where T_{step} is the controller time step and $k_{ramp_rate_total}$ is the ramp-rate gain (0.1–1). By subtracting $i_{ref_PV}(t)$ from $i_{ref_total}(t)$, the battery current reference $i_{batt}(t)$ can be calculated, and its absolute value $|i_{batt}(t)|$ is increased until the moment of PV output variations stop denoted as t_{drop_end} . After t_{drop_end} , $i_{ref_PV}(t)$ is set as constant by forcing dI_{detect} zero, and $|i_{batt}(t)|$ decreases constantly until it becomes zero t_{ctrl_end} , as follows:

$$i_{batt}(t_k) = \begin{cases} (i_{ref_total}(t_k) - i_{ref_PV}(t_k)) \times k_{ac\ to\ dc}, & t_k \leq t_{detect_drop_end} \\ (i_{ref_total}(t_k) - i_{ref_PV}(t_{detect_drop_end})) \times k_{ac\ to\ dc}, & t_{detect_drop_end} < t_k \leq t_{ctrl_end} \end{cases} \quad (6)$$




Fig. 3. CHIL set-up for testing a PV-battery ac-stacked inverter system.

TABLE I
DESIGN PROPERTIES OF THE PV-BATTERY AC-STACKED INVERTER

System specifications		
Grid		
Voltage	V_g (V _{RMS})	30
PV panel		
MPPT: Power (1000W/m ²)	P_{MPPT} (W)	255.10
MPPT: Voltage (1000W/m ²)	V_{MPPT} (V)	33.45
MPPT: Current (1000W/m ²)	I_{MPPT} (V)	7.63
Battery		
Nominal voltage	$V_{Battery}$ (V)	42.2
Capacity	$C_{Battery}$ (Ah)	20

where $k_{ac\ to\ dc}$ is the ac-to-dc current gain and $t_{detect_drop_end}$ is the moment when the ESS detects PV output variation stop. The detection of PV output variation stop is achieved by monitoring the differentiation of the ac current, as follows:

$|i_{batt}(t_k)|$ decreases,

$$\text{if } \begin{cases} \frac{di_{string_avg}(t_k)}{dt} \leq 0, & \text{Charging mode} \\ \frac{di_{string_avg}(t_k)}{dt} \geq 0, & \text{Discharging mode.} \end{cases} \quad (7)$$

When PV output variations stop, $|i_{batt}(t)|$ continues to increase and the differentiation of the ac current is going to be zero. Moreover, the direction of the differentiation will be reversed unless $|i_{batt}(t)|$ starts to decrease. The reversed direction of the differentiation can be an indicator of $t_{detect_drop_end}$. After $t_{detect_drop_end}$, $|i_{batt}(t)|$ decreases to zero (t_{ctrl_end}) and the proposed DRRC is completed. In Fig. 2(a) and (b), ideal and practical cases of the DRRC strategy are illustrated. In Fig. 2(b), each transition of detection sequences such as from t_{drop} to t_{detect_drop} and from t_{drop_end} to $t_{detect_drop_end}$ requires the differentiation calculation delay. This sequence delay will cause the mismatch between the final ramp-rate and the desired ramp-rate, and the small fluctuation of the ac power. The ramp-rate mismatch error can be reduced by optimizing the sequence delay.

IV. RESULTS AND DISCUSSIONS

To verify the effectiveness of the proposed architecture and its DRRC strategy, the CHIL test set-up is built, as shown in Fig. 3 [26]. In this set-up, two PV inverters, a CAVC and a VMM, and an ESS inverter are constructed. The detail system parameters are presented in Table I.

TABLE II
SUMMARY OF CHIL TEST RESULTS: PEAK MODULATION INDICES AND OPERATING MARGIN OF
THE INVERTERS WITH DIFFERENT OPERATING CONDITIONS

Detail conditions			Peak modulation indices			Not in MPP	Current Distortion	Operating margin		
Irradiance level (W/m ²)	Battery current (A)		CAVC	VMM	ESS			CAVC	VMM	ESS
CAVC	VMM									
1000	1000	-	0.72	0.67	0.03	-	-	28%	33%	97%
500	1000	-	0.51	0.89	0.03	-	-	11% (-22%)	-	-
320	1000	-	0.39	1.0	0.03	-	-	0% (-33%)	-	-
100	1000	-	0.28	1.0	0.03	☑	-	0% (-33%)	-	-
1000	500	-	0.91	0.46	0.03	-	-	9% (-19%)	-	-
1000	250	-	1.00	0.29	0.03	-	-	0% (-28%)	-	-
1000	100	-	1.00	0.16	0.03	-	☑	0% (-28%)	-	-
500	500	-	0.72	0.68	0.03	-	-	18% (0%)	32% (-1%)	-
1000	1000	Charging: -4	0.99	0.97	0.46	-	-	1% (-27%)	3% (-30%)	54% (-43%)
1000	1000	Charging: -4.6	1.00	1.00	0.58	-	-	0% (-28%)	0% (-33%)	42% (-55%)
1000	1000	Charging: -4.8	1.00	1.00	0.64	-	☑	0% (-28%)	0% (-33%)	36% (-61%)
1000	1000	Discharging: 13.9	0.65	0.33	0.57	-	-	35% (+7%)	67% (+34%)	33% (-64%)




Fig. 4. Interactive operation of the inverters with battery operating conditions; I_{string} : ac string current, V_{CAVC} : CAVC ac voltage, V_{VMM} : VMM ac voltage, and V_{ESS} : ESS ac voltage. (a) Charging mode (-4 A). (b) Discharging mode (4 A). (c) Charging mode (-4.8 A).

A. Interactive Operation Between PV and ESS Inverters

The CHIL test results of the inverters' interaction under asymmetrical PV output variations and battery charging and discharging are presented in Table II. The minimum irradiance level on the CAVC where the architecture provides stable operation is 320 W/m². Under this condition, the peak modulation index of the VMM reaches 1.0 by using all operating margin to cover the CAVC ac voltage drop. Below the minimum irradiance level (100 W/m²), the architecture cannot perform MPPT control because the VMM is required to move its operating point to the right side of the MPP to increase its output voltage. In case of asymmetrical irradiance drop on the VMM, the minimum irradiance level is 250 W/m². Below the minimum irradiance level (100 W/m²), ac current distortion occurs. The PV inverters' interaction limits the architecture's operating range.

Battery charging mode limits the architecture's operating range, as shown in Fig. 4. When battery current is -4 A_{dc}, the ESS generates -14.37 V_{rms} ac voltage. The CAVC and the VMM consume their 96.4% (27%/28% × 100 = 96.4%) and 90.9% (30%/33% × 100 = 90.9%) of available operating margin, respectively, to compensate the inverted ESS ac voltage. The maximum battery charging current is -4.6 A_{dc} and the peak modulation indices of the PV inverters reach 1.0 by using all operating margin. With higher battery charging current than -4.6 A, the ac current distortion occurs, as shown in Fig. 4(c). Therefore, the operating range in the battery charging mode is related to the operating margin of the PV inverters (≈28% of CAVC's and ≈33% of VMM's). If the architecture is extended for 120 V_{rms} electrical grid by adding identical PV inverters, the architecture can handle more asymmetrical irradiance drop and battery charging currents. However, the percentage of available operating margin is maintained. The PV inverters must be redesigned

with a higher dc input voltage to increase the percentage of available operating margin.

B. Decentralized Ramp-Rate Control

Table III and Fig. 5 present the CHIL test results of the DRRC under different asymmetrical irradiance changes. In this test, the 0.5 ramp-rate gain $k_{\text{ref_total}}$ is applied. When a CAVC irradiance drop (1000 W/m² → 500 W/m²) is applied, the CAVC output power is decreased by 122.1 W for 2.72 s introducing the PV output ramp-rate -1.50 A_{rms}/s, as shown in Fig. 5(a). Adopting the DRRC strategy, the architecture achieves 47% of the PV output ramp-rate -0.70 A_{rms}/s by discharging the battery, as shown in Fig. 5(b). Detecting the ac power changes, the ESS increases the battery discharging current until the irradiance drop ends. Detecting the reversed sign of the differentiation of $i_{\text{string}}(t)$, the ESS decreases the battery discharging current from 1.11 to 0 A. The interaction between inverters is shown in Fig. 5(c). The CAVC ac voltage is decreased by the CAVC output power drop. The VMM compensates the CAVC ac voltage drop by increasing its ac voltage. Also, the ESS participates the compensation of the CAVC voltage drop and reduces a burden on the VMM slightly during battery discharging operation. When the CAVC irradiance rise (500 W/m² → 1000 W/m²) is applied, the PV output ramp-rate 1.61 A_{rms}/s is achieved, as shown in Fig. 5(d). With the DRRC, 49% of the PV output ramp-rate 0.79 A_{rms}/s is achieved by charging the battery, as presented in Fig. 5(e). The maximum battery charging current is 1.51 A. In this case, the PV inverters increase their ac voltage to compensate the inverted ESS ac voltage, as shown in Fig. 5(f). Therefore, battery charging operation charges more operating margin of PV inverters. As illustrated in Fig. 2(b), the ramp-rate mis-

TABLE III
SUMMARY OF CHIL TEST RESULTS: THE DRRC WITH DIFFERENT OPERATING CONDITIONS

Detail conditions					Changes			Without DRRC		With DRRC		Ramp-rate ratio (%)	Inverter limitation	
Modular inverter	Irradiance level (W/m ²)				P _{PV} (W)	I _{PV} (A)	I _{arrng} (A _{RMS})	Time (sec)	Ramp-rate (A _{RMS} /s)	Time (sec)	Ramp-rate (A _{RMS} /s)			MAX. I _{lim} (A)
CAVC	VMM	Type	From	To										
☑	-	Drop	1000	500	-122.1	-4.6	-4.07	2.72	-1.50	5.82	-0.70	1.11	47	-
☑	-	Rise	500	1000	127.2	4.6	4.24	2.64	1.61	5.34	0.79	1.51	49	-
-	☑	Drop	1000	500	-127.2	-4.8	-4.24	2.58	-1.64	5.86	-0.72	1.11	44	-
-	☑	Rise	500	1000	127.2	4.6	4.24	2.84	1.49	6.56	0.65	1.35	44	-
☑	☑	Drop	1000	500	-254.4	-9.2	-8.48	5.48	-1.55	11.34	-0.75	2.23	48	-
☑	☑	Rise	500	1000	254.4	9.2	8.48	5.62	1.51	11.74	0.72	2.3	48	-
☑	-	Rise	350	1000	164.4	5.3	5.48	2.88	1.90	8.16	0.67	1.6	35	☑
-	☑	Rise	350	1000	169.8	5.3	5.66	3.4	1.66	6.16	0.92	1.35	55	☑




Fig. 5. DRRC: Asymmetrical irradiance changes on the CAVC (1000 W/m² ↔ 500 W/m²), ramp-rate factor: 50%. (a) Without DRRC: Irradiance drop, inverter currents. (b) With DRRC: Irradiance drop, inverter currents. (c) With DRRC: Irradiance drop, inverter voltages. (d) Without DRRC: Irradiance rise, inverter currents. (e) With DRRC: Irradiance rise, inverter currents. (f) With DRRC: Irradiance rise, inverter voltages.




Fig. 6. DRRC: Severe asymmetrical irradiance changes (350 W/m² → 1000 W/m²), ramp-rate factor: 50%. (a) Without DRRC: On the CAVC, inverter currents. (b) With DRRC: On the CAVC, inverter currents. (c) With DRRC: On the CAVC, inverter voltages. (d) Without DRRC: On VMM, inverter currents. (e) With DRRC: On VMM, inverter currents. (f) With DRRC: On VMM, inverter voltages.

match occurs due to the differentiation calculation delays. The mismatch errors are from 2% ($1 - 49\%/50\% \times 100 = 2\%$) to 12% ($1 - 44\%/50\% \times 100 = 12\%$). Also, small fluctuation of the ac current is observed.

C. Operating Range of the Decentralized Ramp-Rate Control

Severe asymmetrical irradiance rise (350 W/m² → 1000 W/m²) is applied to the CAVC and the VMM to analyze the operating range of the DRRC in the proposed architecture,

as shown in Fig. 6. In case of the CAVC irradiance rise, the ac current distortion occurs in the middle of the slope where two interactions caused by asymmetrical irradiance changes and battery charging mode are overlapped at the same time, as illustrated in Fig. 6(b). Since the detection of the PV output change stop is delayed due to the ac current distortion, the DRRC time is extended to 8.16 s resulting 35% of the PV output ramp-rate. Therefore, the ramp-rate mismatch error is increased to 30% ($1 - 35\%/50\% \times 100 = 30\%$).

The interaction between inverters is shown in Fig. 6(c). The CAVC reaches its maximum ac voltage to cover the VMM ac voltage drop and the inverted ESS ac voltage. In case of the VMM irradiance rise, the limitation of the ac current occurs in the middle of the slope due to the overlapped interactions, as presented in Fig. 6(e). Therefore, the VMM moves its operating point from the MPP. This results in the PV current decrease. Since the ac current limitation allows for early detection of the PV output change stop, the DRRC time is shortened to 6.16 s resulting 55% of the PV output ramp-rate. Therefore, the negative ramp-rate mismatch error occurs as -10% ($1 - 55\%/50\% \times 100 = -10\%$).

V. CONCLUSION

This letter presented a control scheme for the PV-battery ac-stacked inverter architecture and its analysis of the system operating range. The PV and ESS inverters' interactive operation and the feasibility of the DRRC were verified through the CHIL test results. Operation constraints on the constructed architecture were asymmetrical irradiance drop, 320 W/m^2 on the CAVC and 250 W/m^2 on VMM, and the -4.6 A battery charging current. Operating margins of inverters are critical in designing a reliable inverter architecture. A RRC mitigating PV output variations is a suitable application for the proposed architecture due to the battery charging and discharging limitations caused by the interaction. The DRRC can realize the decentralized control environment and minimize the communication requirements between the inverters. Applying the DRRC, the architecture achieved the desired total ac output ramp-rates during the irradiance changes on PV panels. The overlapped interactions (the asymmetrical irradiance level and battery charging mode) affected the performance of the DRRC. The ac current distortion and early detection of the PV output change stop were observed once the PV inverters use all of their operating margins. Further improvement can be made by implementing PV out curtailment control, which can reduce the required amount of the battery charging current.

REFERENCES

- [1] S. Bhowmik, "Systems and methods for solar photovoltaic energy collection and conversion," U.S. Patent 9 531 293 B2, Dec. 27, 2016.
- [2] H. Jafarian, S. Bhowmik, and B. Parkhideh, "Hybrid current/voltage-mode control scheme for distributed ac-stacked PV inverter with low-bandwidth communication requirements," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 321–330, Jan. 2018.
- [3] H. Jafarian, R. Cox, J. H. Enslin, S. Bhowmik, and B. Parkhideh, "Decentralized active and reactive power control for an ac-stacked PV inverter with single member phase compensation," *IEEE Trans. Ind. Appl.*, vol. 54, no. 1, pp. 345–355, Jan. 2018.
- [4] H. Jafarian, N. Kim, and B. Parkhideh, "Decentralized control strategy for ac-stacked PV inverter architecture under grid background harmonics," *IEEE J. Emerging Sel. Topics Power Electron.*, vol. 6, no. 1, pp. 84–93, Mar. 2018.
- [5] H. Jafarian, N. Kim, B. Parkhideh, and J. Enslin, "Analysis of smart inverter functions of decentralized grid-connected ac-stacked PV inverter architecture," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2017, pp. 3594–3600.
- [6] H. Jafarian, N. Kim, and B. Parkhideh, "A distributed active and reactive power control strategy for balancing grid-tied cascaded H-bridge PV inverter system," in *Proc. IEEE Energy Convers. Congr. Expo.*, San Antonio, TX, USA, 2017, pp. 1667–1672.
- [7] EPRI, "Program to technology innovation: Investigation of a series-connected solar inverter architecture," Electr. Power Res. Inst., Palo Alto, CA, USA, EPRI Report #3002011366, Jun. 2017.
- [8] C. A. Hill, M. C. Such, D. Chen, J. Gonzalez, and W. M. Grady, "Battery energy storage for enabling integration of distributed solar power generation," *IEEE Trans. Smart Grid*, vol. 3, no. 2, pp. 850–857, Jun. 2012.
- [9] T. D. Hund, S. Gonzalez, and K. Barrett, "Grid-tied PV system energy smoothing," in *Proc. IEEE Photovolt. Spec. Conf.*, Honolulu, HI, USA, 2010, pp. 002762–002766.
- [10] J. Traube *et al.*, "Mitigation of solar irradiance intermittency in photovoltaic power systems with integrated electric-vehicle charging functionality," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 3058–3067, Jun. 2013.
- [11] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep. 2005.
- [12] V. Vega-Garita, L. Ramirez-Elizondo, G. R. C. Mouli, and P. Bauer, "Review of residential PV-storage architectures," in *Proc. IEEE Energy Conf.*, Leuven, Belgium, 2016, pp. 1–6.
- [13] G. Oriti, A. L. Julian, and N. J. Peck, "Power-electronics-based energy management system with storage," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 452–460, Jan. 2016.
- [14] S. Mishra, D. Pullaguram, S. A. Buragappu, and D. Ramasubramanian, "Single-phase synchronverter for a grid-connected roof top photovoltaic system," *IET Renew. Power Gener.*, vol. 10, no. 8, pp. 1187–1194, May 2016.
- [15] B. I. Rani, G. S. Ilango, and C. Nagamani, "Control strategy for power flow management in a PV system supplying dc loads," *IEEE Trans. Ind. Electron.*, vol. 60, no. 8, pp. 3185–3194, Aug. 2013.
- [16] H. Mahmood, D. Michaelson, and J. Jiang, "Decentralized power management of a PV/battery hybrid unit in a droop-controlled islanded micro-grid," *IEEE Trans. Power Electron.*, vol. 30, no. 12, pp. 7215–7229, Dec. 2015.
- [17] S. J. Chiang, K. T. Chang, and C. Y. Yen, "Residential photovoltaic energy storage system," *IEEE Trans. Ind. Electron.*, vol. 45, no. 3, pp. 385–394, Jun. 1998.
- [18] Y. Lo, T. Lee, and K. Wu, "Grid-connected photovoltaic system with power factor correction," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2224–2227, May 2008.
- [19] Y. Xue, L. Chang, S. B. Kjaer, J. Bordonau, and T. Shimizu, "Topologies of single-phase inverter for small distributed power generators: An overview," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1305–1314, Sep. 2004.
- [20] L. Liu, H. Li, Z. Wu, and Y. Zhou, "A cascaded photovoltaic system integrating segmented energy storages with self-regulating power allocation control and wide range reactive power compensation," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3545–3559, Dec. 2011.
- [21] N. Kim and B. Parkhideh, "Ramp-rate control strategy for distributed PV-ESS ac-stacked inverter architecture," in *Proc. IEEE Power Electron. Distrib. Gener. Conf.*, Florianopolis, Brazil, 2017, pp. 1–6.
- [22] M. J. E. Alam, K. M. Muttaqi, and D. Sutanto, "A novel approach for ramp-rate control of solar PV using energy storage to mitigate output fluctuations caused by cloud passing," *IEEE Trans. Energy Convers.*, vol. 29, no. 2, pp. 507–518, Mar. 2014.
- [23] N. Kakimoto, H. Satoh, S. Takayama, and K. Nakamura, "Ramp-rate control of photovoltaic generator with electric double-layer capacitor," *IEEE Trans. Energy Convers.*, vol. 24, no. 2, pp. 465–473, Jun. 2009.
- [24] V. Salehi and B. Radibratovic, "Ramp rate control of photovoltaic power plant output using energy storage devices," in *Proc. IEEE PES Gen. Meeting Conf. Expo.*, National Harbor, MD, USA, 2014, pp. 1–5.
- [25] I. de la Parra, J. Marcos, M. García, and L. Marroyo, "Dynamic ramp-rate control to smooth short-term power fluctuations in large photovoltaic plants using battery storage systems," in *Proc. 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, Florence, Italy, 2016, pp. 3052–3057.
- [26] Typhoon HIL, Inc., "Typhoon HIL real-time hardware-in-the-loop (HIL) simulation platform," Typhoon HIL Control Center Release 2017.3, Somerville, MA, USA, 2017. [Online]. Available: https://www.typhoonhil.com/doc/brochures/Typhoon_HIL600_Brochure_downloadable.pdf. Accessed on: Nov. 14, 2017.